Received: by 10.213.65.68 with SMTP id h4csp142913imn; Thu, 15 Mar 2018 20:47:27 -0700 (PDT) X-Google-Smtp-Source: AG47ELuinVkhmfUZcYNQzP1ZS4SkhQbsVeYly09RytUjbf0UPM7QjIZjJqQ3YMglJGFuHGkZK7sW X-Received: by 10.98.198.146 with SMTP id x18mr305143pfk.22.1521172047241; Thu, 15 Mar 2018 20:47:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521172047; cv=none; d=google.com; s=arc-20160816; b=KboQeNhV8SPIbH7Fr4378KXNn1lN4o7nUlcDJImlfMwn5y4ZO2QLk6sEn5t/v/M8iS rpz4JmMN2zJ8HF5Senae0TgVANydSmr9f/7u9+GngpNECuxqfNUe7xhd/MmQogr0L9WY E1MxuFobQ8vs9a8aWuUZm2KLncFihXlzdoTlQ4es9pDvRtv8aZGoW/ByJdqz29EFAQmx u/7X8O/vEUTsIbjKGCcB/KdkTBgqL+AO7oYzeoOHg5wKY/ZK8jH45vurp52hXoHgyFwg o2/TrCUMeaTs9g9MW3lEQPMpFfqs/SpMCjAQY6gBo0nYTC+EIsMjHgV+wep7EvBpks35 4yPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=6cXzbc+qhp8ZG+K0E1xLYpsRLQPd88dEFVkSsqzpNGU=; b=RbVGi2O+s30duTFVgkkAVlDADh7C1fHfWdOoZ3E3SYwRM2RS/J4ZkvnR/xZFxGk9iK hrVPu0GaYTTEXHMBcxjtBCtRTII074tvAedUV3XXHsXqrtH8Ad8MdsQmt8oErJ/R2/5M /8gUZOGbvccJOpoqk2/O3K5D5/pfHMU0R+WGxj5WDBXgTHlDCGVQkX0lXdmyPkI/jTN9 i1KhX1YRqWBYdLDPVVDJixk0r65oGaPMFJ5kesgT9Q3Kk5CkjLUOLucm9/LY0pm7P9TS u50w3aG+yBOWRhD4io+ON0mDif3AD7xHXB49YVtLdHuWoDb9tM31ZdYHWwpNu9Oc+6HZ fvJQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=n2Tt3lZa; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z11-v6si5309915pln.732.2018.03.15.20.47.13; Thu, 15 Mar 2018 20:47:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=n2Tt3lZa; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752847AbeCPDqM (ORCPT + 99 others); Thu, 15 Mar 2018 23:46:12 -0400 Received: from vern.gendns.com ([206.190.152.46]:57327 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751571AbeCPDqK (ORCPT ); Thu, 15 Mar 2018 23:46:10 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=6cXzbc+qhp8ZG+K0E1xLYpsRLQPd88dEFVkSsqzpNGU=; b=n2Tt3lZaLXmFPYnjfjMWl4+V5 Dpe53q/GnfHt51dFwaMXXJL3QJvICmNHbFw4eW/iWTAWTZUOihWUkPE03kycek9rMEL6rVehiB2PO QGoh1tvDuUujmJIYTDOICGaWI510HbKMZiz/EGNdhCQI9GDl998PMUAs4+jHBTVm72viWjAuTHoVp XRPxYnVYNcOW/Yup9gDjvh+AW/LZ3hCmwGFqM+jHQaZkmmQ3pK996QG/3FuLHNiO9cpatbQ7oWo5Q dnWqUlA3EGsEP/aHcK/wiBoSa0PkI0FdWj83xszg0j17D6MujmbtZ0aF69MCrgjwfigVlyhEJjwxX QI6r+yizA==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:44986 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1ewfTn-002UlD-IV; Thu, 15 Mar 2018 22:52:27 -0400 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v8 40/42] ARM: davinci: add device tree support to timer Date: Thu, 15 Mar 2018 21:52:56 -0500 Message-Id: <1521168778-27236-41-git-send-email-david@lechnology.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1521168778-27236-1-git-send-email-david@lechnology.com> References: <1521168778-27236-1-git-send-email-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds device tree support to the davinci timer so that when clocks are moved to device tree, the timer will still work. Signed-off-by: David Lechner --- v8 changes: - none v7 changes: - add workaround for platform devices not available in early boot v6 changes: - none arch/arm/mach-davinci/Kconfig | 1 + arch/arm/mach-davinci/time.c | 31 +++++++++++++++++++++++++++++++ 2 files changed, 32 insertions(+) diff --git a/arch/arm/mach-davinci/Kconfig b/arch/arm/mach-davinci/Kconfig index ba9912b..da8a039 100644 --- a/arch/arm/mach-davinci/Kconfig +++ b/arch/arm/mach-davinci/Kconfig @@ -59,6 +59,7 @@ config MACH_DA8XX_DT default y depends on ARCH_DAVINCI_DA850 select PINCTRL + select TIMER_OF help Say y here to include support for TI DaVinci DA850 based using Flattened Device Tree. More information at Documentation/devicetree diff --git a/arch/arm/mach-davinci/time.c b/arch/arm/mach-davinci/time.c index d6a78f7..590b118 100644 --- a/arch/arm/mach-davinci/time.c +++ b/arch/arm/mach-davinci/time.c @@ -17,6 +17,7 @@ #include #include #include +#include #include #include @@ -405,3 +406,33 @@ void __init davinci_timer_init(struct clk *timer_clk) for (i=0; i< ARRAY_SIZE(timers); i++) timer32_config(&timers[i]); } + +static int __init of_davinci_timer_init(struct device_node *np) +{ + struct clk *clk; + + clk = of_clk_get(np, 0); + if (IS_ERR(clk)) { + struct of_phandle_args clkspec; + + /* + * Fall back to using ref_clk if the actual clock is not + * available. This currently always happens because platform + * clocks (i.e PLLs and PSCs) are registered as platform + * devices and therefore are not available at this point in + * the boot process. + */ + clkspec.np = of_find_node_by_name(NULL, "ref_clk"); + if (IS_ERR(clkspec.np)) { + pr_err("%s: No clock available for timer!\n", __func__); + return PTR_ERR(clkspec.np); + } + clk = of_clk_get_from_provider(&clkspec); + of_node_put(clkspec.np); + } + + davinci_timer_init(clk); + + return 0; +} +TIMER_OF_DECLARE(davinci_timer, "ti,davinci-timer", of_davinci_timer_init); -- 2.7.4