Received: by 10.213.65.68 with SMTP id h4csp875554imn; Sun, 18 Mar 2018 05:52:56 -0700 (PDT) X-Google-Smtp-Source: AG47ELuyLyfZrPNSogNAPtWQngb9pilK1l06zPjpqkbV3ssqDUX9rtWU3bkfmGL1N0CaqAus21wy X-Received: by 10.167.131.86 with SMTP id z22mr7211072pfm.185.1521377576829; Sun, 18 Mar 2018 05:52:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521377576; cv=none; d=google.com; s=arc-20160816; b=vd50KhITQD03Sf57JEtaJU+Udcwm809wE6LyV0J8pWPLzt/hsEuLa5Kv//5qeubAn7 I5VZlmSyX1XlqrhY7ONddwBCOq9g7sL7jzuyQuMHctcN10wDWyFNv6KbB7MwZu/xul+/ jVzvr0uiT0/uMEXlxM6LsEYEtbXoJygrL3N7gjbWCXo8zv6L2x+IY/JiQDCeW1vFTgIv VdEozti5Nh5n5iDQl5G93OJ64vB/h1WY9+oFc6DhmzhZr6ryYe2rxVRTK1Yp9wTsA9aH nXtyMoZEePgHFnWY9fuX9+vdj5pVSl19jAQg7rqodJsUW3NuPBY59AVPlhC1sJXXMPBh RW+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=Wy3UI3U+IMH1nYrLW5Xf4PViSZcveJ+E6DdTfGFJ0LY=; b=k3sHRBF2FlQKnrgIFwKbuapK1LJRlo8OF4CGYzUeJ+rsx8dUios4NI8/nA8k7/FrNY AqOfjZ8l8vgoCyGyFVj6QMIxgv0ONQzL/aDEg1u/4DhsdPqKb3K9hFVy0HcwymUhrMMX avHUSna1BTNz0bcQA474zYQyhsLf6ncecJtujiM9Kg+uQrG5FCGmO6sDGp5Y73NI/5zy +UsVfYRDFtkfJvOpv3DEARVYXuYpTB2BbRey/DzYGqmAnhHv8QiUrOKjMHj2jLuiR8vH jFIrd0y68RUDIQ4L4ABo3qM1b+d2124uxo3L12ASNcfsu0GRsojLZwfef6PNHku0c0x3 JxRQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x12-v6si10154925plr.334.2018.03.18.05.52.43; Sun, 18 Mar 2018 05:52:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754213AbeCRMtg (ORCPT + 99 others); Sun, 18 Mar 2018 08:49:36 -0400 Received: from mail-pg0-f66.google.com ([74.125.83.66]:33271 "EHLO mail-pg0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754038AbeCRMtZ (ORCPT ); Sun, 18 Mar 2018 08:49:25 -0400 Received: by mail-pg0-f66.google.com with SMTP id g12so5865027pgs.0; Sun, 18 Mar 2018 05:49:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=Wy3UI3U+IMH1nYrLW5Xf4PViSZcveJ+E6DdTfGFJ0LY=; b=TyJK82RLFRP4xhvMV2tMALgspUNzErxJt5g3/Oh8dGwSq3eBcrUqtCr0FnUvGZ++a3 jbfrRJ5wuyuGrqlthG5AEo8m2hrcPkJxRBVNcLpWzBHdWmsPjyFOtLU1lK1dQgKz1pIx GENWNJWpt/I8pCO9POAv87v8LOhdIZlzRtHg+XNzI4lE9dZ04JhLc/8j2b5RvJnbuaAo RPxuIzVjSViGc4gPy46cpPEWKAbfEpdjHx5IaK3QgLEUFxjKBQqu8Oz69PWNYiUA0Jlc B6WPKE8cNZbmMYFnlVnDiOiVH9PWtDT0+oWLk+Ibe5haySvjkIXU0kfWst2jgPJupgrz zx8A== X-Gm-Message-State: AElRT7HiZP7mnb81OgtiYHmG92vUR6PQ3zAb41Hu94WOQClSWwaIgZqr yhVc4GamdqfT5dlSBgp7AA== X-Received: by 10.101.97.139 with SMTP id c11mr6456503pgv.435.1521377364965; Sun, 18 Mar 2018 05:49:24 -0700 (PDT) Received: from localhost (165084180235.ctinets.com. [165.84.180.235]) by smtp.gmail.com with ESMTPSA id q24sm21558402pgn.74.2018.03.18.05.49.24 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sun, 18 Mar 2018 05:49:24 -0700 (PDT) Date: Sun, 18 Mar 2018 07:49:22 -0500 From: Rob Herring To: Manu Gautam Cc: Felipe Balbi , linux-arm-msm@vger.kernel.org, linux-usb@vger.kernel.org, Greg Kroah-Hartman , Mark Rutland , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , open list Subject: Re: [PATCH v1 1/2] dt-bindings: usb: Update documentation for Qualcomm DWC3 driver Message-ID: <20180318124922.kxa5q2vmhvydfp25@rob-hp-laptop> References: <1520937362-28777-1-git-send-email-mgautam@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1520937362-28777-1-git-send-email-mgautam@codeaurora.org> User-Agent: NeoMutt/20170609 (1.8.3) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 13, 2018 at 04:06:00PM +0530, Manu Gautam wrote: > Existing documentation has lot of incorrect information as it > was originally added for a driver that no longer exists. > > Signed-off-by: Manu Gautam > --- > .../devicetree/bindings/usb/qcom,dwc3.txt | 87 +++++++++++++++------- > 1 file changed, 59 insertions(+), 28 deletions(-) > > diff --git a/Documentation/devicetree/bindings/usb/qcom,dwc3.txt b/Documentation/devicetree/bindings/usb/qcom,dwc3.txt > index bc8a2fa..df312f7 100644 > --- a/Documentation/devicetree/bindings/usb/qcom,dwc3.txt > +++ b/Documentation/devicetree/bindings/usb/qcom,dwc3.txt > @@ -1,54 +1,85 @@ > Qualcomm SuperSpeed DWC3 USB SoC controller > > Required properties: > -- compatible: should contain "qcom,dwc3" > -- clocks: A list of phandle + clock-specifier pairs for the > - clocks listed in clock-names > -- clock-names: Should contain the following: > - "core" Master/Core clock, have to be >= 125 MHz for SS > - operation and >= 60MHz for HS operation > - > -Optional clocks: > - "iface" System bus AXI clock. Not present on all platforms > - "sleep" Sleep clock, used when USB3 core goes into low > - power mode (U3). > +- compatible: should contain "qcom,dwc3" > +- reg: offset and length of register set for QSCRATCH wrapper > +- reg-names: should be "qscratch" reg-names is pointless for a single range. > +- power-domains: specifies a phandle to PM domain provider node > +- clocks: list of phandle + clock-specifier pairs How many clocks and what are they? > +- assigned-clocks: should be: > + MOCK_UTMI_CLK > + MASTER_CLK > +- assigned-clock-rates: should be: > + 19.2Mhz (192000000) for MOCK_UTMI_CLK > + >=125Mhz (125000000) for MASTER_CLK in SS mode > + >=60Mhz (60000000) for MASTER_CLK in HS mode > + > +Optional properties: > +- resets: list of phandle and reset specifier pairs > +- interrupts: specifies interrupts from controller wrapper used > + to wakeup from low power/susepnd state. Must contain > + one or more entry for interrupt-names property > +- interrupt-names: Must include the following entries: > + - "hs_phy_irq": The interrupt that is asserted when a > + wakeup event is received on USB2 bus > + - "ss_phy_irq": The interrupt that is asserted when a > + wakeup event is received on USB3 bus > + - "dm_hs_phy_irq" and "dp_hs_phy_irq": Separate > + interrupts for any wakeup event on DM and DP lines > +- qcom,select-utmi-as-pipe-clk: if present, disable USB3 pipe_clk requirement. > + Used when dwc3 operates without SSPHY and only > + HS/FS/LS modes are supported. > > Required child node: > A child node must exist to represent the core DWC3 IP block. The name of > the node is not important. The content of the node is defined in dwc3.txt. > > Phy documentation is provided in the following places: > -Documentation/devicetree/bindings/phy/qcom-dwc3-usb-phy.txt > +Documentation/devicetree/bindings/phy/qcom-qmp-phy.txt - USB3 QMP PHY > +Documentation/devicetree/bindings/phy/qcom-qusb2-phy.txt - USB2 QUSB2 PHY