Received: by 10.213.65.68 with SMTP id h4csp1109358imn; Sun, 18 Mar 2018 15:09:02 -0700 (PDT) X-Google-Smtp-Source: AG47ELuKw2G+Dj7meIblFOXSHLUwxUvg3YFUt/EgZsRF2UL7HQoQlKTloLc6LnKEi1+1uBAFZKhM X-Received: by 10.98.71.3 with SMTP id u3mr8270574pfa.219.1521410942415; Sun, 18 Mar 2018 15:09:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521410942; cv=none; d=google.com; s=arc-20160816; b=O+wp1JxzKCmBHbFkmLxhSAVIyrJx8UQYmVsmN6oUB/ju+I6hKQtwzL6u0oMJ342mHC NRlrO4fIKqaitbj3HeKhS9a2Z50mjWW69P9HcyE04siAecG7SCfPNx0daG2aEElhFuDt sP8tXJ8JxxvSIGXAeBgdnXoeh7IQFBBymbGXD0wBAJKQUpefdC7wJ+z+iAa1smKUkcl6 dwa/FkhNdjo4ryjRrUktcU1bXXlutydmFEYLtOWZtB7/Ek4EtuXNBBreHJACOvwV8Hny HKYq2j8Mvvzl4EUVhDuDm6jkLNcnfSdYMGKJZ+srip7RHJZv5h1EWNJBxlRqQmzoMqFx GNFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=0ay69hdWg0GdPeIUncHfRKHOrLshLmT4JyPlJKFsSLI=; b=mv/vJdNNaifTRU+6xk1dIU05LCKqnn+BUVPbaw80o5cOKxaw1+UfjnmFrtRN6XKbvl zyfwAbxwe4cIPRDEvKOqzbMRDJRWPfbsE6SKaS8v3LvxYpgKCbxsj22IIKRbRR9tG1kt 1klFuv5tjZ5mvw/EXlH2XGtMUEBlQjqvD9wr5OPQfnpKi8iChPdylsQ6pGHEUuSzyr2Y vVSVN28CLIctbaevI9sN+Fzn3NBGE/DlGNaAUDqEHwv3B8XzPnz1O01TB83/MnZYp+3h D7+GHwr5gtzMuaRZlnS/My80FoUlBRzO+HrnP9syg09O58m70Hk+nDaAlBfKUon2lHP3 rwHQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OixLx64i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c10si6200831pgv.591.2018.03.18.15.08.48; Sun, 18 Mar 2018 15:09:02 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OixLx64i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754789AbeCRWHW (ORCPT + 99 others); Sun, 18 Mar 2018 18:07:22 -0400 Received: from mail-pl0-f65.google.com ([209.85.160.65]:46337 "EHLO mail-pl0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754354AbeCRWHR (ORCPT ); Sun, 18 Mar 2018 18:07:17 -0400 Received: by mail-pl0-f65.google.com with SMTP id f5-v6so9046462plj.13 for ; Sun, 18 Mar 2018 15:07:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=0ay69hdWg0GdPeIUncHfRKHOrLshLmT4JyPlJKFsSLI=; b=OixLx64ikVZ6x4o1oi1+0nGS68tBxc4P9VqEsH4AzZRf7Ct183XDK4gzUqWZaP5EyV c4TAJFDFw6tvb5iiQ9973CNAZ9Lw79yWxsDmT1N/PXGf6MBOa2pRcuW+TmVK1lLrORtJ UGe42lHAvw2j3FPOu6gm3bD+gwABu0Z7JzKIg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=0ay69hdWg0GdPeIUncHfRKHOrLshLmT4JyPlJKFsSLI=; b=Zo9idCafu0XLzZiiQYyeNWI3Vy31qZ3Eg77md5Gc3rWqgL22bqrajyeUU01nnnY5Fk 4rg2e/I4OZW22NiVRWcFmFWzQS1xSdnjVEKqS3aIhNcnBTW66ArIz91kfPuwt3VcicJZ NsZc/5X1EteHU9lzi9QB4aVQURcgkIUDU3zEf3wD/zeP+OSxoWAJgcaBQ3yH8JV7z0oz gmdlnoPldmpmBUkYJ5pnFrSURSyFBknOswEO5quHaA1iWNqWM2zGA/iFTRG+YSSV5I5O lOpeF0X2R7U68FnPftEZVUs8Xxr5oH7PuXYsdILK1kJPt8n0UmhXqBYDRiF6KZXgjQYK IPtg== X-Gm-Message-State: AElRT7FGZeyGUUUJNkPVSvsV9wZyjYJ7aXQjcV1SmWBxUMKKVR6Bdgre ewjYPDzLUJgvKbL/Ld0T5tntjA== X-Received: by 2002:a17:902:9308:: with SMTP id bc8-v6mr6127977plb.189.1521410836128; Sun, 18 Mar 2018 15:07:16 -0700 (PDT) Received: from [172.16.47.110] (165084180235.ctinets.com. [165.84.180.235]) by smtp.googlemail.com with ESMTPSA id m4sm20863508pgt.32.2018.03.18.15.07.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 18 Mar 2018 15:07:15 -0700 (PDT) Subject: Re: [PATCH 18/19] clocksource: add timer-nationalchip.c To: Guo Ren , linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, tglx@linutronix.de, jason@lakedaemon.net, arnd@arndb.de Cc: c-sky_gcc_upstream@c-sky.com, gnu-csky@mentor.com, thomas.petazzoni@bootlin.com, wbx@uclibc-ng.org References: <04f5a0702fc14e934e6f5a456cad8682d0b15aa2.1521399976.git.ren_guo@c-sky.com> From: Daniel Lezcano Message-ID: <17200f94-9684-2600-a36e-a42a2d53ed70@linaro.org> Date: Sun, 18 Mar 2018 23:07:12 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <04f5a0702fc14e934e6f5a456cad8682d0b15aa2.1521399976.git.ren_guo@c-sky.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Guo, On 18/03/2018 20:51, Guo Ren wrote: This patch is a new driver. Please add the hardware details of this timer and optionally a link to the documentation. No need to write a book, just a quick summary of it. > Signed-off-by: Guo Ren > --- > drivers/clocksource/Makefile | 1 + > drivers/clocksource/timer-nationalchip.c | 149 +++++++++++++++++++++++++++++++ > 2 files changed, 150 insertions(+) > create mode 100644 drivers/clocksource/timer-nationalchip.c > > diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile > index d6dec44..d091712 100644 > --- a/drivers/clocksource/Makefile > +++ b/drivers/clocksource/Makefile > @@ -76,3 +76,4 @@ obj-$(CONFIG_H8300_TMR16) += h8300_timer16.o > obj-$(CONFIG_H8300_TPU) += h8300_tpu.o > obj-$(CONFIG_CLKSRC_ST_LPC) += clksrc_st_lpc.o > obj-$(CONFIG_X86_NUMACHIP) += numachip.o > +obj-$(CONFIG_CSKY) += timer-nationalchip.o > diff --git a/drivers/clocksource/timer-nationalchip.c b/drivers/clocksource/timer-nationalchip.c > new file mode 100644 > index 0000000..1279d64 > --- /dev/null > +++ b/drivers/clocksource/timer-nationalchip.c > @@ -0,0 +1,149 @@ > +// SPDX-License-Identifier: GPL-2.0 > +// Copyright (C) 2018 Hangzhou NationalChip Science & Technology Co.,Ltd. > +#include > +#include > +#include sched ? param ? > +#include > +#include > +#include profile ? > +#include > +#include > +#include rtc ? sizes ? > +#include > +#include > +#include > +#include > +#include Is the delay API defined for this architecture ? I don't see it used below. > +#include > +#include > +#include > +#include > + > +#define NC_VA_COUNTER_1_STATUS (void *)(timer_reg + 0x00) > +#define NC_VA_COUNTER_1_VALUE (void *)(timer_reg + 0x04) > +#define NC_VA_COUNTER_1_CONTROL (void *)(timer_reg + 0x10) > +#define NC_VA_COUNTER_1_CONFIG (void *)(timer_reg + 0x20) > +#define NC_VA_COUNTER_1_PRE (void *)(timer_reg + 0x24) > +#define NC_VA_COUNTER_1_INI (void *)(timer_reg + 0x28) > +#define NC_VA_COUNTER_2_STATUS (void *)(timer_reg + 0x40) > +#define NC_VA_COUNTER_2_VALUE (void *)(timer_reg + 0x44) > +#define NC_VA_COUNTER_2_CONTROL (void *)(timer_reg + 0x50) > +#define NC_VA_COUNTER_2_CONFIG (void *)(timer_reg + 0x60) > +#define NC_VA_COUNTER_2_PRE (void *)(timer_reg + 0x64) > +#define NC_VA_COUNTER_2_INI (void *)(timer_reg + 0x68) > +#define NC_VA_COUNTER_3_STATUS (void *)(timer_reg + 0x80) > +#define NC_VA_COUNTER_3_VALUE (void *)(timer_reg + 0x84) > +#define NC_VA_COUNTER_3_CONTROL (void *)(timer_reg + 0x90) > +#define NC_VA_COUNTER_3_CONFIG (void *)(timer_reg + 0xa0) > +#define NC_VA_COUNTER_3_PRE (void *)(timer_reg + 0xa4) > +#define NC_VA_COUNTER_3_INI (void *)(timer_reg + 0xa8) > + > +static unsigned int timer_reg; > + > +static inline void timer_reset(void) > +{ > + __raw_writel(0x1, NC_VA_COUNTER_1_CONTROL); > + __raw_writel(0x0, NC_VA_COUNTER_1_CONTROL); > + __raw_writel(0x3, NC_VA_COUNTER_1_CONFIG); > + __raw_writel(26, NC_VA_COUNTER_1_PRE); Why are you using the __raw_writel instead of writel ? No values, explicit macros please. > +} > + > +static irqreturn_t timer_interrupt(int irq, void *dev_id) timer_interrupt is a too generic name, at least nc_timer_interrupt would be more accurate. > +{ > + struct clock_event_device *dev = (struct clock_event_device *) dev_id; > + > + __raw_writel(1, NC_VA_COUNTER_1_STATUS); > + > + dev->event_handler(dev); > + > + return IRQ_HANDLED; > +} > + > +static int nc_timer_set_periodic(struct clock_event_device *dev) > +{ > + timer_reset(); > + > + __raw_writel(0xFFFFD8EF, NC_VA_COUNTER_1_INI); > + __raw_writel(0x2, NC_VA_COUNTER_1_CONTROL); > + > + return 0; > +} > + > +static int nc_timer_set_next_event(unsigned long delta, struct clock_event_device *evt) > +{ > + __raw_writel(0x1, NC_VA_COUNTER_1_CONTROL); > + __raw_writel(ULONG_MAX - delta, NC_VA_COUNTER_1_INI); > + __raw_writel(0x2, NC_VA_COUNTER_1_CONTROL); > + return 0; > +} > + > +static int nc_timer_shutdown(struct clock_event_device *dev) > +{ > + __raw_writel(0x0, NC_VA_COUNTER_1_CONTROL); > + __raw_writel(0x0, NC_VA_COUNTER_1_CONFIG); > + > + return 0; > +} > + > +static struct clock_event_device nc_ced = { > + .name = "nationalchip-clkevent", > + .features = CLOCK_EVT_FEAT_PERIODIC > + | CLOCK_EVT_FEAT_ONESHOT, > + .rating = 200, > + .set_state_shutdown = nc_timer_shutdown, > + .set_state_periodic = nc_timer_set_periodic, > + .set_next_event = nc_timer_set_next_event, > +}; > + > +static u64 notrace nc_sched_clock_read(void) > +{ > + return (u64) __raw_readl(NC_VA_COUNTER_2_VALUE); > +} > + > +static void nc_csd_enable(void) Can you choose a more explicit name than 'csd'? > +{ > + __raw_writel(0x1, NC_VA_COUNTER_2_CONTROL); > + __raw_writel(0x0, NC_VA_COUNTER_2_CONTROL); > + __raw_writel(0x1, NC_VA_COUNTER_2_CONFIG); > + > + __raw_writel(26,NC_VA_COUNTER_2_PRE); > + __raw_writel(0, NC_VA_COUNTER_2_INI); > + __raw_writel(0x2, NC_VA_COUNTER_2_CONTROL); > +} > + > +static int __init nc_timer_init(struct device_node *np) > +{ > + unsigned int irq; > + unsigned int freq; > + > + /* parse from devicetree */ > + timer_reg = (unsigned int) of_iomap(np, 0); > + if (!timer_reg) > + panic("%s, of_iomap err.\n", __func__); > + > + irq = irq_of_parse_and_map(np, 0); > + if (!irq) > + panic("%s, irq_parse err.\n", __func__); > + > + if (of_property_read_u32(np, "clock-frequency", &freq)) > + panic("%s, clock-frequency error.\n", __func__); > > + pr_info("Nationalchip Timer Init, reg: %x, irq: %d, freq: %d.\n", > + timer_reg, irq, freq); > + > + /* setup irq */ > + if (request_irq(irq, timer_interrupt, IRQF_TIMER, np->name, &nc_ced)) > + panic("%s timer_interrupt error.\n", __func__); Replace the "clock-frequency" property to a clock phandle and use the timer-of API. That will result on something like that: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/clocksource/timer-sprd.c#n124 No panic in init function. > + /* register */ > + clockevents_config_and_register(&nc_ced, freq, 1, ULONG_MAX); > + > + nc_csd_enable(); > + clocksource_mmio_init(NC_VA_COUNTER_2_VALUE, "nationalchip-clksource", freq, 200, 32, clocksource_mmio_readl_up); s/nationalchip-clksource/nationalchip/ line wrap > + sched_clock_register(nc_sched_clock_read, 32, freq); > + > + return 0; > +} > +CLOCKSOURCE_OF_DECLARE(nc_timer, "nationalchip,timer-v1", nc_timer_init); s/CLOCKSOURCE_OF_DECLARE/TIMER_OF_DECLARE/ -- Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog