Received: by 10.213.65.68 with SMTP id h4csp580617imn; Tue, 20 Mar 2018 10:05:41 -0700 (PDT) X-Google-Smtp-Source: AG47ELuYFCSXR21c42Y34swWitRTvbgqIclv7H5OxsJgVUcsN2BX0Hn+yfJRSIJ+UEPSTMNqyuCo X-Received: by 2002:a17:902:8545:: with SMTP id d5-v6mr17249968plo.20.1521565540978; Tue, 20 Mar 2018 10:05:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521565540; cv=none; d=google.com; s=arc-20160816; b=rQGjgtsVW+9ykNhSRTUsDFJX5tE52T4pfiLaFTewSv/5n8IDBBPaOS8rXLI5kSGrZV hmb91WAvuPtm5Ph6GjcFtzdoTf8U0ooIfkMYaxYe4vlhW7PbGmD5XTE81GOgrlUAlr3Q uQ61a7nDKsuXGWo/6YNZO0J/v5lk7tRyxePAxYbjln3nznyr1QVQt22uRkwhAzJC4Gor E8kzsNH/YA42+ILe5CQupZXmZ9eTK1wlfJFz5LrjLsW5wuknsB32w/3IX3dfgTZ1ry4P 3yKQ9mFOLtdQ5oGYP8Si9i0o/0TCAivvhLtnhfP47Bl3Z50HO27yPWyGjsAJLZtsUAIK 4PWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:date:subject:user-agent:message-id :references:cc:in-reply-to:from:to:content-transfer-encoding :mime-version:dmarc-filter:arc-authentication-results; bh=6eTJ0G7Qiq6QrD/q5jC4fmKRjG9n3gltXGy2F2RNLDM=; b=v8fBJa/9ZWh3MgAoaKSKb2Age1zJW9GZ9+55nGjpJ79m3nSpOHkucEcv3axkPx5zWT xVu8g9irleQVx/tVIRY4Y/QpQq1PHtZzEbPJHCdLcAQU3oVg+fhz8jbo+IpbsvIAD5yf 8rrixAOBG8/FljAG230lfRjrjIQq/Dqmg3dQBqyev5MOjpDv2xEVNjW1IyYsb0sL3IlH 8tBEWbOATGU6zY9pEYBpQ5TqzK8pz5ieQmfG3h+Uw/Ooiq41y44lrUtnWP5Z+dAhrZod DA+y/XiPsnE+V2mbdNwlDoIvazfqJVnaknGoUsmN64IXHNfE/7u8ey6Cio6lqQKVEy77 m4mA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v5si166741pfl.346.2018.03.20.10.05.22; Tue, 20 Mar 2018 10:05:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751870AbeCTRDh convert rfc822-to-8bit (ORCPT + 99 others); Tue, 20 Mar 2018 13:03:37 -0400 Received: from mail.kernel.org ([198.145.29.99]:48170 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751481AbeCTRDe (ORCPT ); Tue, 20 Mar 2018 13:03:34 -0400 Received: from localhost (unknown [104.132.1.75]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 3BC8321770; Tue, 20 Mar 2018 17:03:34 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3BC8321770 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=sboyd@kernel.org Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8BIT To: David Lechner , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org From: Stephen Boyd In-Reply-To: <1521168778-27236-2-git-send-email-david@lechnology.com> Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner References: <1521168778-27236-1-git-send-email-david@lechnology.com> <1521168778-27236-2-git-send-email-david@lechnology.com> Message-ID: <152156541358.183971.6354552764403526569@swboyd.mtv.corp.google.com> User-Agent: alot/0.7 Subject: Re: [PATCH v8 01/42] dt-bindings: clock: Add new bindings for TI Davinci PLL clocks Date: Tue, 20 Mar 2018 10:03:33 -0700 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting David Lechner (2018-03-15 19:52:17) > This adds a new binding for the PLL IP blocks in the mach-davinci > family of processors. Currently, only da850 has device tree support > but these bindings can also work for other SoCs in this family just > by adding new compatible strings. > > Note: Although these PLL controllers are very similar to the TI Keystone > SoCs, we are not re-using those bindings. The Keystone bindings use a > legacy one-node-per-clock binding. Furthermore, the mach-davinici SoCs > have a slightly different PLL register layout and a number of quirks > that can't be handled by the existing bindings, so the keystone bindings > could not be used as-is anyway. > > Signed-off-by: David Lechner > Reviewed-by: Rob Herring > --- Applied to clk-next