Received: by 10.213.65.68 with SMTP id h4csp585069imn; Tue, 20 Mar 2018 10:11:20 -0700 (PDT) X-Google-Smtp-Source: AG47ELtIeIlglbrwB//ROCLy4uaI6BULZwo4ivYRZzKW7n4BfmKcpH2WqL2N66R6b6DjgIHDYTB7 X-Received: by 10.101.75.202 with SMTP id p10mr12781991pgr.339.1521565880282; Tue, 20 Mar 2018 10:11:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521565880; cv=none; d=google.com; s=arc-20160816; b=yOCJbRkRMJPW/aqGMO2rJFdYAsC528slj0loH9nvIk8TuKsirmYt77MrMW1sQ55pf9 VXwqMy4szke50DIpJCaMHQ48wcYNRg0+l2vkbwEyW9EC5U8iwhoNqCu6I1h7RMqi1twB Rg10EKJAcMPTmWlMeZie9xYIqXHG34lIs0JHBXHxK46LOo9e/w4h+ugElQlVZ85TehB/ 00MKBu1s8ji+tCIbJAc7wmeOPl0f1R6ZuDNTRgo6xh/7lPdTaHuKtBp3f3d9RWIs2t09 x78gSelnBI+g59s77SllPigMAiUHdNaA6hKfbHO8mloluLQOQR3hV9ZsRabepaTDFa5k aLqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=aoLtCjCH6F5a2iCX+NZmf2wGpxt1xHUNmY7IiI2/c8g=; b=attaJHBW7b2YRp4vgBszfU2+RM5B83iFkEh9Ss6u5T8W72wfEdm2Ve4eVP/ww/vhVC f0ZDxVAlIgpQYU2OkRDnV4vXiEztRFzrtaVlfJT9rdnhNbLXaiMUuYJilaV+TAYr8u9Q qUhdIlT2dMSQACk5CGYMq1dowCztGFbg25z36p2eEKyZnhacmkZ3kQ4luMmX+COfH0XA d4qPdHXQKNfkGyAaUzGjwiM7d6zH4K510AFykaoXbIMUaj/cw/YL3ItfPhqQ0lOtUW/b cYHW/Zr0N84wfpzn/y9Sx9y1XULEVfGxVbs+8KL7pj4EkXyre0GxiEmP8r/4J4n4M/rN aoow== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m10si1441988pge.276.2018.03.20.10.11.01; Tue, 20 Mar 2018 10:11:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751677AbeCTRKC (ORCPT + 99 others); Tue, 20 Mar 2018 13:10:02 -0400 Received: from foss.arm.com ([217.140.101.70]:43360 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751317AbeCTRKB (ORCPT ); Tue, 20 Mar 2018 13:10:01 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id EAA581529; Tue, 20 Mar 2018 10:10:00 -0700 (PDT) Received: from [192.168.67.35] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id C929C3F487; Tue, 20 Mar 2018 10:09:58 -0700 (PDT) Subject: Re: [PATCHv2 5/5] arm64: allwinner: a64: Add support for TERES-I laptop To: Maxime Ripard , Harald Geyer Cc: Chen-Yu Tsai , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Icenowy Zheng , info@olimex.com References: <20180315162510.11669-1-harald@ccbib.org> <20180315162510.11669-6-harald@ccbib.org> <20180318202251.5gpv6sblfr4edxmj@flea> <20180320141353.zmzq4e5652rsp4ye@flea> From: Andre Przywara Message-ID: <0288a32a-bbbf-20ca-2ebf-6fc8e82168df@arm.com> Date: Tue, 20 Mar 2018 17:09:47 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <20180320141353.zmzq4e5652rsp4ye@flea> Content-Type: text/plain; charset=utf-8 Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On 20/03/18 14:13, Maxime Ripard wrote: > On Mon, Mar 19, 2018 at 04:27:36PM +0100, Harald Geyer wrote: >>> together with all the patches but the >>> PWM (so I had to drop the backlight node as well). >>> >>> Please coordinate with Andre about who should send the PWM support. >> >> Seems the patch got broken because only the backlight node but not the >> pwm node was removed. Anyway, since Andre has already sent an updated >> version of his series, maybe just revert the broken patch, merge his >> series and then apply the original teres-i patch again? > > Unfortunately, there's dependencies on the PWM driver itself, and the > maintainer hasn't replied yet. But those dependencies are purely "administrative", not technical, aren't they? As the existing driver worked already with the DT changes, it's just the listing of the compatible strings in the binding doc that is missing? IIRC we added those later on in the past already. So I think it's safe to merge them independently: "[PATCH v2 1/4] pwm: sun4i: drop unused .has_rdy member" and "[PATCH v2 2/4] pwm: sun4i: simplify controller mapping" are PWM fixes and go via Thierry, I guess. "[PATCH v2 3/4] dt-bindings: pwm: sunxi: add new compatible strings" is just Documentation of existing behaviour, and independent from 1/4 and 2/4. "[PATCH v2 4/4] dts: sunxi: A64: Add PWM controllers" just "softly" depends on the introduction of the compatible strings in 3/4, but has no real technical dependency. It can go in any time on its own without breaking the build or functionality. Or am I too sloppy here? Cheers, Andre.