Received: by 10.213.65.68 with SMTP id h4csp957062imn;
        Tue, 20 Mar 2018 21:42:27 -0700 (PDT)
X-Google-Smtp-Source: AG47ELuO9HYVUx4KMJ+VbXluvPia5kCGd1KV/a9ENl5KuPwD2WGJ87oouTLY4jWiY1sYgQiP+Tyq
X-Received: by 2002:a17:902:7e42:: with SMTP id a2-v6mr19198050pln.13.1521607346993;
        Tue, 20 Mar 2018 21:42:26 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1521607346; cv=none;
        d=google.com; s=arc-20160816;
        b=hZM2z5tN7Kzd0zzDoBtUZeAhQ4sffC+4STu9mABZr8CBiL6VJYfXMC3lhkTIRNPlkO
         x33KiTyA9itB6Gbeq1tEMXb6dkd8IW9kgGy0CwYJQDbEFLcT8s2JGsFWdmokoaOyj1BX
         fS/rdcdPE/zmjgmf3nNNU57gR80d+QCw2ByD8p4RyvNhwaHxYTXogFVbzFyhplcjijCa
         10xq+aqkLXSknUg3sTmIFS2hr5f7UTBDzgqzN0phMh3uqQM9+r/IbgJ9HnwYOuJab2wu
         aufuXPUWgdKdu2R/j0vrcT7m3VNWJryc3eMPJUh/EHZ4InMi7h52aY4b4hZgjQ9ZuBBD
         iK1Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=hJmzDEkv7SrhWCv0nJDRB7ZY16gUIx1/FSLG1mnAJak=;
        b=Z/S4XspM7XbM+Qx2HKiJhtaxokPQaIGLGQ/7RTt04QT2SMqmEF7LnR+MmlZIeQCUfV
         n4Uu5nJKUjAHlkWVBB43QoOedunqYXuUm3h+WPKnDp+mksQa/D6XqQs4pgaqbtaXEXVA
         STDWaJO0Nya/ESjuCSzBXXktULLdas3VfP1o6+6/Rl4Whc1mz9QuCpgf6rBt+GQUZG8Y
         A8AwEgSZqUf5mOGyhcEdi2SQNiE7CYrsCG03+0i1CsnGcH1bsMz7pmbRj4s3iav+t8KR
         gOrLJBUA23+ZEuBdzg1BgZe/C1Fm5ZUyRs44q1ZUmFQ/4Ssvye4vM+Jo0DvKFNThaTep
         3i2A==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id h11-v6si3076358plk.720.2018.03.20.21.42.13;
        Tue, 20 Mar 2018 21:42:26 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1752021AbeCUElG (ORCPT <rfc822;daisukeokaopensource@gmail.com>
        + 99 others); Wed, 21 Mar 2018 00:41:06 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:6944 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1751727AbeCUElD (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Mar 2018 00:41:03 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com
        id <B5ab1e2670000>; Tue, 20 Mar 2018 21:41:11 -0700
Received: from HQMAIL104.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 20 Mar 2018 21:41:02 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 20 Mar 2018 21:41:02 -0700
Received: from UKMAIL101.nvidia.com (10.26.138.13) by HQMAIL104.nvidia.com
 (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 21 Mar
 2018 04:41:01 +0000
Received: from HQMAIL101.nvidia.com (172.20.187.10) by UKMAIL101.nvidia.com
 (10.26.138.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 21 Mar
 2018 04:40:57 +0000
Received: from rrajk-ubuntu.nvidia.com (10.124.1.5) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Wed, 21 Mar 2018 04:40:48 +0000
From:   Rajkumar Rampelli <rrajk@nvidia.com>
To:     <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <jdelvare@suse.com>, <linux@roeck-us.net>, <corbet@lwn.net>,
        <catalin.marinas@arm.com>, <will.deacon@arm.com>,
        <kstewart@linuxfoundation.org>, <gregkh@linuxfoundation.org>,
        <pombredanne@nexb.com>, <mmaddireddy@nvidia.com>,
        <mperttunen@nvidia.com>, <arnd@arndb.de>, <timur@codeaurora.org>,
        <andy.gross@linaro.org>, <xuwei5@hisilicon.com>,
        <elder@linaro.org>, <heiko@sntech.de>, <krzk@kernel.org>,
        <ard.biesheuvel@linaro.org>
CC:     <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <linux-pwm@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-hwmon@vger.kernel.org>, <linux-doc@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <ldewangan@nvidia.com>,
        <rrajk@nvidia.com>
Subject: [PATCH V2 2/9] arm64: tegra: Add PWM controller on Tegra186 soc
Date:   Wed, 21 Mar 2018 10:10:37 +0530
Message-ID: <1521607244-29734-3-git-send-email-rrajk@nvidia.com>
X-Mailer: git-send-email 2.1.4
In-Reply-To: <1521607244-29734-1-git-send-email-rrajk@nvidia.com>
References: <1521607244-29734-1-git-send-email-rrajk@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The NVIDIA Tegra186 SoC has a PWM controller which is
used in FAN control use case.

Signed-off-by: Rajkumar Rampelli <rrajk@nvidia.com>
---

V2: no changes in this patch

 arch/arm64/boot/dts/nvidia/tegra186.dtsi | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
index b762227..731cd01 100644
--- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
@@ -1031,4 +1031,15 @@
 				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
 		interrupt-parent = <&gic>;
 	};
+
+	pwm@c340000 {
+		compatible = "nvidia,tegra186-pwm";
+		reg = <0x0 0xc340000 0x0 0x10000>;
+		clocks = <&bpmp TEGRA186_CLK_PWM4>;
+		clock-names = "pwm";
+		#pwm-cells = <2>;
+		resets = <&bpmp TEGRA186_RESET_PWM4>;
+		reset-names = "pwm";
+		status = "disabled";
+	};
 };
-- 
2.1.4