Received: by 10.213.65.68 with SMTP id h4csp1399049imn; Wed, 21 Mar 2018 09:43:26 -0700 (PDT) X-Google-Smtp-Source: AG47ELt+NetzK2jaLzbeU0g4Vt/dsZ3cgTDJ4doacmy1uWzPbiyxY0uBBWUJdo343+ivI1k8Jcmj X-Received: by 2002:a17:902:5a87:: with SMTP id r7-v6mr16720298pli.173.1521650606343; Wed, 21 Mar 2018 09:43:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521650606; cv=none; d=google.com; s=arc-20160816; b=Y6YM7zYurubqOM+95W0h+pErWXmBASiWDExDjfBXady24ncv5z/YPl3ZaTmK9wDyZI RYZPYsfB9416Pf/78tSIqaLRvHSG3W3yp3rKnA10gTOicjd6gekbGHmyMgJ5CFdaxE5y v694v8e2Flrtqry0YYpt+7LIAE5UU4ReKwGBWkgtcS/xF658p8uBClrYxcYCL/0V2W+M jeyq1net2aZ3LEwxwllVHdsAn+F7s6cSYcvdMR4YWVxXZ9L46ii51J5LCTAB2GuGdgis qH6bTIXj7kDL244DjQGg6y0jUs+xJ8KhebC01ilFkpJpJBVdGTjnZfzgXUmWewlsaCyB Vu3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=aXCn9elAE1HYxCwfImIMMEwLS6okSlNd0yAjCI0L24E=; b=cGfIfAPpc31yL/IvqZafZt+Fjstn6iSoDC/zXjmVbBEKaSGKLwgNWuKPDGOyDyDIAG UQVxvB83n8JAelYWai3ohGfSiEN1kFPpIS03O3AHPwj+2Bikp55SCbv9pmrrlIfQXMVK vFufCANlO0fkMo7WkYhfjsZUgfEiHKPf/LwEl3T1i9mMzCuo8X3OZOztUPeR6+tuMUfY pZa2RoFUueQ7eKA8hGe3a9pq1jsrO35RRm7Exc2AkSF8b36ifn2G1i7Tx8BUOElgFaqs abhV6G/upvnVtDyXUIf1QiEAqmBsf9kas6NJ2XUS/3uodutooDCAOhHTwOa1U16kPC4q q4Gw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 3-v6si4067032plz.75.2018.03.21.09.43.11; Wed, 21 Mar 2018 09:43:26 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752936AbeCUQkp (ORCPT + 99 others); Wed, 21 Mar 2018 12:40:45 -0400 Received: from avon.wwwdotorg.org ([104.237.132.123]:36846 "EHLO avon.wwwdotorg.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751748AbeCUQkj (ORCPT ); Wed, 21 Mar 2018 12:40:39 -0400 Received: from [10.20.204.51] (thunderhill.nvidia.com [216.228.112.22]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by avon.wwwdotorg.org (Postfix) with ESMTPSA id 719521C094C; Wed, 21 Mar 2018 10:40:37 -0600 (MDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.99.4 at avon.wwwdotorg.org Subject: Re: [PATCH 3/5] ARM: trusted_foundations: do not use naked function To: Dmitry Osipenko , Stefan Agner , Robin Murphy , swarren@nvidia.com, thierry.reding@gmail.com, Alexandre Courbot Cc: linux@armlinux.org.uk, ard.biesheuvel@linaro.org, arnd@arndb.de, nicolas.pitre@linaro.org, keescook@chromium.org, marc.zyngier@arm.com, linux-kernel@vger.kernel.org, mka@chromium.org, linux-arm-kernel@lists.infradead.org, Bernhard.Rosenkranzer@linaro.org References: <20180320230206.25289-1-stefan@agner.ch> <20180320230206.25289-4-stefan@agner.ch> <124e16c9-b8ca-9c7e-ade5-b033eed76e14@arm.com> <302cfd1a4324e064cd4f189e4e0ffc21@agner.ch> <03de5241-fb69-9097-5020-f9843482318d@gmail.com> From: Stephen Warren Message-ID: <1dd52edb-412c-2d26-7e6a-d567695a89fe@wwwdotorg.org> Date: Wed, 21 Mar 2018 10:40:36 -0600 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <03de5241-fb69-9097-5020-f9843482318d@gmail.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 03/21/2018 09:26 AM, Dmitry Osipenko wrote: > On 21.03.2018 17:09, Stefan Agner wrote: >> On 21.03.2018 13:13, Robin Murphy wrote: >>> On 20/03/18 23:02, Stefan Agner wrote: >>>> As documented in GCC naked functions should only use Basic asm >>>> syntax. The Extended asm or mixture of Basic asm and "C" code is >>>> not guaranteed. Currently this works because it was hard coded >>>> to follow and check GCC behavior for arguments and register >>>> placement. >>>> >>>> Furthermore with clang using parameters in Extended asm in a >>>> naked function is not supported: >>>> arch/arm/firmware/trusted_foundations.c:47:10: error: parameter >>>> references not allowed in naked functions >>>> : "r" (type), "r" (arg1), "r" (arg2) >>>> ^ >>>> >>>> Use a regular function to be more portable. This aligns also with >>>> the other smc call implementations e.g. in qcom_scm-32.c and >>>> bcm_kona_smc.c. >>>> >>>> Additionally also make sure all callee-saved registers get saved >>>> as it has been done before. >>>> >>>> Signed-off-by: Stefan Agner >>>> --- >>>> arch/arm/firmware/trusted_foundations.c | 12 +++++++----- >>>> 1 file changed, 7 insertions(+), 5 deletions(-) >>>> >>>> diff --git a/arch/arm/firmware/trusted_foundations.c b/arch/arm/firmware/trusted_foundations.c >>>> index 3fb1b5a1dce9..426d732e6591 100644 >>>> --- a/arch/arm/firmware/trusted_foundations.c >>>> +++ b/arch/arm/firmware/trusted_foundations.c >>>> @@ -31,21 +31,23 @@ >>>> static unsigned long cpu_boot_addr; >>>> -static void __naked tf_generic_smc(u32 type, u32 arg1, u32 arg2) >>>> +static void tf_generic_smc(u32 type, u32 arg1, u32 arg2) >>>> { >>>> + register u32 r0 asm("r0") = type; >>>> + register u32 r1 asm("r1") = arg1; >>>> + register u32 r2 asm("r2") = arg2; >>>> + >>>> asm volatile( >>>> ".arch_extension sec\n\t" >>>> - "stmfd sp!, {r4 - r11, lr}\n\t" >>>> __asmeq("%0", "r0") >>>> __asmeq("%1", "r1") >>>> __asmeq("%2", "r2") >>>> "mov r3, #0\n\t" >>>> "mov r4, #0\n\t" >>>> "smc #0\n\t" >>>> - "ldmfd sp!, {r4 - r11, pc}" >>>> : >>>> - : "r" (type), "r" (arg1), "r" (arg2) >>>> - : "memory"); >>>> + : "r" (r0), "r" (r1), "r" (r2) >>>> + : "memory", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10"); >>> >>> I may be missing a subtlety, but it looks like we no longer have a >>> guarantee that r11 will be caller-saved as it was previously. I don't >>> know the Trusted Foundations ABI to say whether that matters or not, >>> but if it is the case that it never needed preserving anyway, that >>> might be worth calling out in the commit message. >> >> Adding r11 (fp) to the clobber list causes an error when using gcc and >> CONFIG_FRAME_POINTER=y: >> arch/arm/firmware/trusted_foundations.c: In function ‘tf_generic_smc’: >> arch/arm/firmware/trusted_foundations.c:51:1: error: fp cannot be used >> in asm here >> >> Not sure what ABI Trusted Foundations follow. >> >> [adding Stephen, Thierry and Dmitry] >> Maybe someone more familiar with NVIDIA Tegra SoCs can help? >> >> When CONFIG_FRAME_POINTER=y fp gets saved anyway. So we could add r11 to >> clobber list ifndef CONFIG_FRAME_POINTER... > > I have no idea about TF ABI either. Looking at the downstream kernel code, r4 - > r12 should be saved. I've CC'd Alexandre as he is the author of the original > patch and may still remember the details. > > I'm also wondering why original code doesn't have r3 in the clobber list and why > r3 is set to '0', downstream sets it to the address of SP and on return from SMC > r3 contains the address of SP which should be restored. I'm now wondering how > SMC calling worked for me at all on T30, maybe it didn't.. I don't know what the ABI for ATF is. I assume it's documented in the ATF, PSCI, or similar specification, or ATF source code. Hence, I don't know whether ATF restores fp/r11. My guess is that r3/r4 are set to 0 because they're defined as inputs by the SMC/ATF ABI, yet nothing the kernel does needed that many parameters, so they're hard-coded to 0 (to ensure they're set to something predictable) rather than also being parameters to tf_generic_smc(). The original code used to save/restore a lot of registers, including r11/fp. Can't we side-step the issue of including/not-including r11/fp in the clobber list by not removing those stmfd/ldmfd assembly instructions?