Received: by 10.213.65.68 with SMTP id h4csp549926imn; Thu, 22 Mar 2018 03:23:33 -0700 (PDT) X-Google-Smtp-Source: AG47ELtFfK7UvP7G9M187qvHPU1ZRb6VuRhhIrUilU83h90K6c98z9uueeyBaAaeti86Gqp1v7pF X-Received: by 10.98.17.86 with SMTP id z83mr19878155pfi.207.1521714213351; Thu, 22 Mar 2018 03:23:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521714213; cv=none; d=google.com; s=arc-20160816; b=SQX3PpBXL0/QCSlPva3F3jkOsxF7jUws4/FS7/iG1afwfA2Ufofe2+7iS7RJ4Nu4+v fFH8dL33S3F9vZ02nLh4xqT95VwkP+/Lis4nwYDjvv51SBHKYQ6fdv7w1XrnEdQUp0uC c6RhfPwnvylogKsquDy7xxHRONOWt+czjlZ5Q2MP8XL3VzZMMmF7tHK91kYBlLgmGM/C zpPI/yPiz2K3HQxcKmY8qz5iX2q/s7RtJxZzDbZhTR8JAx+xD6XvG21HWV8jIHOicRec B6j2AmEn6g9YU+7csXvDhdgZM0UFXSteo+O8RquzdZHqqhK3yZJFwMEByPke4mhHX4aw GLrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=CqsOWmqMynEvO4UZsZWzj3ytJMihmUWlPX31+UIPns0=; b=FW1uu9W1/1D6hF1cqFPzbhtqmtrld4adWCEI0DE2QvTkEejye05DJ6xepMKRVaQ93h 0Zw4SNaUDnkB/B8AWxDCqx2QzmjS1p9NBwPxws4EooES78tv1AEf96XUYOFpU5huVFoA +umq+oLMEZAogib2/+K9hTFgy96xxOTTrAlc1/hQn7eWMSpw5GgnGSTQdll3qxz/I0Pf 0gcLJPtM6pwB5GEjuq4ejZSj82q5FeLYZePMs3PcgLiIxt3wQoE5JhZQkeRO1c6mWmy3 k2lNQ1yBsLNbbPeE/UyDoypDN0TpXvtBj0ZhsqgdwtQMk/rQQlg5po9GE3vplcsgNNnv D1Cw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=QHBzqp3v; dkim=pass header.i=@codeaurora.org header.s=default header.b=OIh3zv53; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c2si4727127pfj.37.2018.03.22.03.23.18; Thu, 22 Mar 2018 03:23:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=QHBzqp3v; dkim=pass header.i=@codeaurora.org header.s=default header.b=OIh3zv53; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753342AbeCVKWV (ORCPT + 99 others); Thu, 22 Mar 2018 06:22:21 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:51196 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752002AbeCVKWT (ORCPT ); Thu, 22 Mar 2018 06:22:19 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 85C5160C66; Thu, 22 Mar 2018 10:22:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1521714138; bh=+TYpgrz8TzpvEAUUUG99ctqTxk+/BhjisKxvHUwy6yg=; h=From:To:Cc:Subject:Date:From; b=QHBzqp3v4ZfJLQbNde7dbdnN21XdRtRjSTp7+cnSU/x8aHoNBPBl+At4PkBzkYuBQ YDZa7rDYnuOFRW+xtFlHTnNINzy9SAnz0ADZxb3VQhBrhQnxqj0FVYFpDmgG/LCEA0 nixDgBvoVUQ9RuUa1M+1X1qH3kl/t9N8GOO/qN8E= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from blr-ubuntu-41.ap.qualcomm.com (blr-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.18.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: vivek.gautam@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id D176A60C64; Thu, 22 Mar 2018 10:22:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1521714136; bh=+TYpgrz8TzpvEAUUUG99ctqTxk+/BhjisKxvHUwy6yg=; h=From:To:Cc:Subject:Date:From; b=OIh3zv53d9NsYtAylFsxPqR49pyTXgBDKCeUNj3MkYw09GwMLxN1LukH+U2O2jd6A XaDXbV7mqDweHwHXFDdFyDFGh19upkUuVlSgVDa0mmr5fK6CmdraqPqvgwbHFAaU8X pHk/ToIgIbKFfA7DEIqHKiKdpLWsOV+smlCYck2g= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org D176A60C64 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=vivek.gautam@codeaurora.org From: Vivek Gautam To: joro@8bytes.org, robh+dt@kernel.org, mark.rutland@arm.com, robin.murphy@arm.com, will.deacon@arm.com, iommu@lists.linux-foundation.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: rjw@rjwysocki.net, robdclark@gmail.com, sboyd@codeaurora.org, sricharan@codeaurora.org, m.szyprowski@samsung.com, architt@codeaurora.org, lukas@wunner.de, tfiga@chromium.org, linux-arm-msm@vger.kernel.org, vivek.gautam@codeaurora.org Subject: [PATCH v11 0/4] iommu/arm-smmu: Add runtime pm/sleep support Date: Thu, 22 Mar 2018 15:52:00 +0530 Message-Id: <20180322102204.14760-1-vivek.gautam@codeaurora.org> X-Mailer: git-send-email 2.16.1.72.g5be1f00a9a70 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series provides the support for turning on the arm-smmu's clocks/power domains using runtime pm. This is done using the recently introduced device links patches, which lets the smmu's runtime to follow the master's runtime pm, so the smmu remains powered only when the masters use it. As not all implementations support clock/power gating, we are checking for a valid 'smmu->dev's pm_domain' to conditionally enable the runtime power management for such smmu implementations that can support it. This series also adds support for Qcom's arm-smmu-v2 variant that has different clocks and power requirements. Took some reference from the exynos runtime patches [1]. With conditional runtime pm now, we avoid touching dev->power.lock in fastpaths for smmu implementations that don't need to do anything useful with pm_runtime. This lets us to use the much-argued pm_runtime_get_sync/put_sync() calls in map/unmap callbacks so that the clients do not have to worry about handling any of the arm-smmu's power. Previous version of this patch series is @ [5]. [v11] * Some more cleanups for device link. We don't need an explicit delete for device link from the driver, but just set the flag DL_FLAG_AUTOREMOVE. device_link_add() API description says - "If the DL_FLAG_AUTOREMOVE is set, the link will be removed automatically when the consumer device driver unbinds." * Addressed the comments for 'smmu' in arm_smmu_map/unmap(). * Dropped the patch [10] that introduced device_link_del_dev() API. [v10] * Introduce device_link_del_dev() API to delete the link between given consumer and supplier devices. The users of device link do not need to store link pointer to delete the link later. They can straightaway use this API by passing consumer and supplier devices. * Made corresponding changes to arm-smmu driver patch handling the device links. * Dropped the patch [9] that was adding device_link_find() API to device core layer. device_link_del_dev() serves the purpose to directly delete the link between two given devices. [v9] * Removed 'rpm_supported' flag, instead checking on pm_domain to enable runtime pm. * Creating device link only when the runtime pm is enabled, as we don't need a device link besides managing the power dependency between supplier and consumer devices. * Introducing a patch to add device_link_find() API that finds and existing link between supplier and consumer devices. Also, made necessary change to device_link_add() to use this API. * arm_smmu_remove_device() now uses this device_link_find() to find the device link between smmu device and the master device, and then delete this link. * Dropped the destroy_domain_context() fix [8] as it was rather, introducing catastrophically bad problem by destroying 'good dev's domain context. * Added 'Reviwed-by' tag for Tomasz's review. [v8] * Major change - - Added a flag 'rpm_supported' which each platform that supports runtime pm, can enable, and we enable runtime_pm over arm-smmu only when this flag is set. - Adding the conditional pm_runtime_get/put() calls to .map, .unmap and .attach_dev ops. - Dropped the patch [6] that exported pm_runtim_get/put_suupliers(), and also dropped the user driver patch [7] for these APIs. * Clock code further cleanup - doing only clk_bulk_enable() and clk_bulk_disable() in runtime pm callbacks. We shouldn't be taking a slow path (clk_prepare/unprepare()) from these runtime pm callbacks. Thereby, moved clk_bulk_prepare() to arm_smmu_device_probe(), and clk_bulk_unprepare() to arm_smmu_device_remove(). - clk data filling to a common method arm_smmu_fill_clk_data() that fills the clock ids and number of clocks. * Addressed other nits and comments - device_link_add() error path fixed. - Fix for checking negative error value from pm_runtime_get_sync(). - Documentation redo. * Added another patch fixing the error path in arm_smmu_attach_dev() to destroy allocated domain context. [v7] * Addressed review comments given by Robin Murphy - - Added device_link_del() in .remove_device path. - Error path cleanup in arm_smmu_add_device(). - Added pm_runtime_get/put_sync() in .remove path, and replaced pm_runtime_force_suspend() with pm_runtime_disable(). - clk_names cleanup in arm_smmu_init_clks() * Added 'Reviewed-by' given by Rob H. [V6] * Added Ack given by Rafael to first patch in the series. * Addressed Rob Herring's comment for adding soc specific compatible string as well besides 'qcom,smmu-v2'. [V5] * Dropped runtime pm calls from "arm_smmu_unmap" op as discussed over the list [3] for the last patch series. * Added a patch to export pm_runtime_get/put_suppliers() APIs to the series as agreed with Rafael [4]. * Added the related patch for msm drm iommu layer to use pm_runtime_get/put_suppliers() APIs in msm_mmu_funcs. * Dropped arm-mmu500 clock patch since that would break existing platforms. * Changed compatible 'qcom,msm8996-smmu-v2' to 'qcom,smmu-v2' to reflect the IP version rather than the platform on which it is used. The same IP is used across multiple platforms including msm8996, and sdm845 etc. * Using clock bulk APIs to handle the clocks available to the IP as suggested by Stephen Boyd. * The first patch in v4 version of the patch-series: ("iommu/arm-smmu: Fix the error path in arm_smmu_add_device") has already made it to mainline. [V4] * Reworked the clock handling part. We now take clock names as data in the driver for supported compatible versions, and loop over them to get, enable, and disable the clocks. * Using qcom,msm8996 based compatibles for bindings instead of a generic qcom compatible. * Refactor MMU500 patch to just add the necessary clock names data and corresponding bindings. * Added the pm_runtime_get/put() calls in .unmap iommu op (fix added by Stanimir on top of previous patch version. * Added a patch to fix error path in arm_smmu_add_device() * Removed patch 3/5 of V3 patch series that added qcom,smmu-v2 bindings. [V3] * Reworked the patches to keep the clocks init/enabling function separately for each compatible. * Added clocks bindings for MMU40x/500. * Added a new compatible for qcom,smmu-v2 implementation and the clock bindings for the same. * Rebased on top of 4.11-rc1 [V2] * Split the patches little differently. * Addressed comments. * Removed the patch #4 [2] from previous post for arm-smmu context save restore. Planning to post this separately after reworking/addressing Robin's feedback. * Reversed the sequence to disable clocks than enabling. This was required for those cases where the clocks are populated in a dependent order from DT. [1] https://lkml.org/lkml/2016/10/20/70 [2] https://patchwork.kernel.org/patch/9389717/ [3] https://patchwork.kernel.org/patch/10204925/ [4] https://patchwork.kernel.org/patch/10102445/ [5] https://lkml.org/lkml/2018/3/14/127 [6] https://patchwork.kernel.org/patch/10204945/ [7] https://patchwork.kernel.org/patch/10204925/ [8] https://patchwork.kernel.org/patch/10254105/ [9] https://patchwork.kernel.org/patch/10277975/ [10] https://patchwork.kernel.org/patch/10281613/ Sricharan R (3): iommu/arm-smmu: Add pm_runtime/sleep ops iommu/arm-smmu: Invoke pm_runtime during probe, add/remove device iommu/arm-smmu: Add the device_link between masters and smmu Vivek Gautam (1): iommu/arm-smmu: Add support for qcom,smmu-v2 variant .../devicetree/bindings/iommu/arm,smmu.txt | 42 +++++ drivers/iommu/arm-smmu.c | 178 +++++++++++++++++++-- 2 files changed, 210 insertions(+), 10 deletions(-) -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation