Received: by 10.213.65.68 with SMTP id h4csp1199699imn; Thu, 22 Mar 2018 18:32:23 -0700 (PDT) X-Google-Smtp-Source: AG47ELtQC4/fRUABsJrH8ZJLRhALO6zFbrSEM+7BBnhowm6S7AimpZmvH9RXzzxjLsC0u2zemPv4 X-Received: by 2002:a17:902:c6b:: with SMTP id 98-v6mr27064275pls.267.1521768742949; Thu, 22 Mar 2018 18:32:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521768742; cv=none; d=google.com; s=arc-20160816; b=fY6lD0LJt2gnw2MDxUjddUJcDyma7MDevv9cG0dCIUNMjtris83fO9z8Io69tMrfi9 3lWEzXy1kpfT6sBflhaaxXZpyViT2+0o4V/cvLRX75/gGIArLeNhXeqQ2oFn1LQ6Oq5R 4aeBrCXgm9N+gE8ICMmkah3d0G9pevLTrmuNEEbtu9dHQ6nAh8UbtdBlSzbgRv3CiXzo bYrzL7NC8Zdp1JnXyy2zfPG9NgCiN6lR7wRO9LlocqhpMzZXeHc2knAawfe1Uq2Q5I1D xwjVekh1GB+iSZB98g9SD24tmiYV4YMN8VoAFLKQB9d9pFGvIKSTYVk/tjw0MN0y6vrJ Gd/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=sK3KWYAGKLj1y2Nv9Pkmy7/yc4gaxF4TdpnLzxLIQM4=; b=YZ3FDr/MtO7ap2yl5y9w6ChmG1nxHgz/MTbeaGMTZ2CFOwZeq9VBCKsa6W3WOLIjJI snpUIjvIHX9qLRadAok1YZv8yfpJKYWnpoAzRBn2bggn+JCDk1ZtTbAULWMEZ9ueI1w8 eHU9bEmWcTIOksRhnhifSmJ2Q9T8tx6j6BWmIwtebw/k2tQhnzoyigpmJbivSVJhyd8t X819ZHcfojscxehGPl8RMfCTy7w9KQcjHgiU/slIwDOkDEu6XAqgNFfUtUAdjajH2JwE OvJc5WdXCFCEyGNB1IM+9e7Y7iECupp/+GIpHyIdBt//gFufSpl7ZOwCwCsCk07yK0IZ IK9w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u1-v6si7591746plb.253.2018.03.22.18.32.08; Thu, 22 Mar 2018 18:32:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751879AbeCWBbJ (ORCPT + 99 others); Thu, 22 Mar 2018 21:31:09 -0400 Received: from mx.socionext.com ([202.248.49.38]:57567 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751657AbeCWBbH (ORCPT ); Thu, 22 Mar 2018 21:31:07 -0400 Received: from unknown (HELO kinkan-ex.css.socionext.com) ([172.31.9.52]) by mx.socionext.com with ESMTP; 23 Mar 2018 10:31:06 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by kinkan-ex.css.socionext.com (Postfix) with ESMTP id 78850180B68; Fri, 23 Mar 2018 10:31:06 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Fri, 23 Mar 2018 10:31:06 +0900 Received: from plum.e01.socionext.com (unknown [10.213.132.32]) by kinkan.css.socionext.com (Postfix) with ESMTP id A53BD1A124F; Fri, 23 Mar 2018 10:31:05 +0900 (JST) From: Kunihiko Hayashi To: Tejun Heo , Hans de Goede , Rob Herring , Mark Rutland Cc: linux-ide@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kunihiko Hayashi Subject: [PATCH] ata: ahci-platform: add reset control support Date: Fri, 23 Mar 2018 10:30:53 +0900 Message-Id: <1521768653-11824-1-git-send-email-hayashi.kunihiko@socionext.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support to get and control a list of resets for the device as optional and shared. These resets must be kept de-asserted until the device is enabled. This is specified as shared because some SoCs like UniPhier series have common reset controls with all ahci controller instances. Signed-off-by: Kunihiko Hayashi --- .../devicetree/bindings/ata/ahci-platform.txt | 1 + drivers/ata/ahci.h | 1 + drivers/ata/libahci_platform.c | 24 +++++++++++++++++++--- 3 files changed, 23 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/ata/ahci-platform.txt b/Documentation/devicetree/bindings/ata/ahci-platform.txt index c760ecb..f4006d3 100644 --- a/Documentation/devicetree/bindings/ata/ahci-platform.txt +++ b/Documentation/devicetree/bindings/ata/ahci-platform.txt @@ -30,6 +30,7 @@ compatible: Optional properties: - dma-coherent : Present if dma operations are coherent - clocks : a list of phandle + clock specifier pairs +- resets : a list of phandle + reset specifier pairs - target-supply : regulator for SATA target power - phys : reference to the SATA PHY node - phy-names : must be "sata-phy" diff --git a/drivers/ata/ahci.h b/drivers/ata/ahci.h index 749fd94..47ec77a2 100644 --- a/drivers/ata/ahci.h +++ b/drivers/ata/ahci.h @@ -347,6 +347,7 @@ struct ahci_host_priv { u32 em_msg_type; /* EM message type */ bool got_runtime_pm; /* Did we do pm_runtime_get? */ struct clk *clks[AHCI_MAX_CLKS]; /* Optional */ + struct reset_control *rsts; /* Optional */ struct regulator **target_pwrs; /* Optional */ /* * If platform uses PHYs. There is a 1:1 relation between the port number and diff --git a/drivers/ata/libahci_platform.c b/drivers/ata/libahci_platform.c index 341d0ef..3130db9 100644 --- a/drivers/ata/libahci_platform.c +++ b/drivers/ata/libahci_platform.c @@ -25,6 +25,7 @@ #include #include #include +#include #include "ahci.h" static void ahci_host_stop(struct ata_host *host); @@ -195,7 +196,8 @@ EXPORT_SYMBOL_GPL(ahci_platform_disable_regulators); * following order: * 1) Regulator * 2) Clocks (through ahci_platform_enable_clks) - * 3) Phys + * 3) Resets + * 4) Phys * * If resource enabling fails at any point the previous enabled resources * are disabled in reverse order. @@ -215,12 +217,19 @@ int ahci_platform_enable_resources(struct ahci_host_priv *hpriv) if (rc) goto disable_regulator; - rc = ahci_platform_enable_phys(hpriv); + rc = reset_control_deassert(hpriv->rsts); if (rc) goto disable_clks; + rc = ahci_platform_enable_phys(hpriv); + if (rc) + goto disable_resets; + return 0; +disable_resets: + reset_control_assert(hpriv->rsts); + disable_clks: ahci_platform_disable_clks(hpriv); @@ -239,12 +248,15 @@ EXPORT_SYMBOL_GPL(ahci_platform_enable_resources); * following order: * 1) Phys * 2) Clocks (through ahci_platform_disable_clks) - * 3) Regulator + * 3) Resets + * 4) Regulator */ void ahci_platform_disable_resources(struct ahci_host_priv *hpriv) { ahci_platform_disable_phys(hpriv); + reset_control_assert(hpriv->rsts); + ahci_platform_disable_clks(hpriv); ahci_platform_disable_regulators(hpriv); @@ -393,6 +405,12 @@ struct ahci_host_priv *ahci_platform_get_resources(struct platform_device *pdev) hpriv->clks[i] = clk; } + hpriv->rsts = devm_reset_control_array_get_optional_shared(dev); + if (IS_ERR(hpriv->rsts)) { + rc = PTR_ERR(hpriv->rsts); + goto err_out; + } + hpriv->nports = child_nodes = of_get_child_count(dev->of_node); /* -- 2.7.4