Received: by 10.213.65.68 with SMTP id h4csp209885imn; Fri, 23 Mar 2018 02:58:29 -0700 (PDT) X-Google-Smtp-Source: AG47ELvxL2MeflsWdEmdwOQx/ZzQrwFCjyPeTZGyRdWnUIx0FwomSAOm84AUI+QZoMj1cZF6Ds/r X-Received: by 10.99.99.65 with SMTP id x62mr6380091pgb.157.1521799109198; Fri, 23 Mar 2018 02:58:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521799109; cv=none; d=google.com; s=arc-20160816; b=CMQqlMW2wgbASAlReMAsc+B8adn7T/Q5kJXhlgahfvizYyHqujScqSGa+egaX46AD3 VFDM3UaWTXdevMh2kZtq8Gfhq840rOQcgeihPB+QFhY5UAJwHMdS6oI8FhFPMkdVjdvH 0/0ftzEbTdUxu8scwb/bBzREkIMzWW4dTU3w7H/riQt20bOG3PbO8W6060WOu7VJuF1b Pk2vRxbK9GjNFwsoXaTSjx5EjAZqcJIB5upTbBypt3hIXgPbpCy2k/WE0JMJnEog/jqb onrMgLBOn6/4GMcH/lHoG8eKQmZ+1DpdsMjNKj9QOamYt8illnYHJDLCyMN3cfVPT0Gq fAzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=SQ/OzMuJdDsC9c8zjDIWcZfE5jJf54H1QaGreMuHqOc=; b=p8KyxJHr7sBN05W3kZ0YPGkfZOWLSZ7JEKW94cZ7RPW3cWh3ABcLyCwGyB9txuqVgb d/+nDfAf5mmSOHhuWBw8O5khnH4qgs4X+TfQKZ1gyaoPdTCxbSFbduAwpSGQVBelT8yK opG1U63ywsBZB9GpZzrRB/3yJCJ8lFWI3RGEu3DD5qAL/vpiKojSK5UUz8pRKLXhDNqL kbuyfTjawyHTvXg6NZqEe5ZcRd3ryQvv6waWbuvX7dP/qsbLOzUhaYd9leOnYA8Sihx3 /ooRHDzDKBAcjv2OcxPGrRoI+lrXgTaTIarf3QxHOcJ0/OSdHG48Ip6zcUcVoHEtvuvC id7Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c14-v6si7969924plo.652.2018.03.23.02.58.14; Fri, 23 Mar 2018 02:58:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752689AbeCWJ4n (ORCPT + 99 others); Fri, 23 Mar 2018 05:56:43 -0400 Received: from mail.linuxfoundation.org ([140.211.169.12]:34048 "EHLO mail.linuxfoundation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752652AbeCWJ4k (ORCPT ); Fri, 23 Mar 2018 05:56:40 -0400 Received: from localhost (LFbn-1-12247-202.w90-92.abo.wanadoo.fr [90.92.61.202]) by mail.linuxfoundation.org (Postfix) with ESMTPSA id 987AFF51; Fri, 23 Mar 2018 09:56:39 +0000 (UTC) From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Richard Leitner , "David S. Miller" , Sasha Levin Subject: [PATCH 4.15 09/84] net: fec: add phy_reset_after_clk_enable() support Date: Fri, 23 Mar 2018 10:53:23 +0100 Message-Id: <20180323095413.347563219@linuxfoundation.org> X-Mailer: git-send-email 2.16.2 In-Reply-To: <20180323095411.913234798@linuxfoundation.org> References: <20180323095411.913234798@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.15-stable review patch. If anyone has any objections, please let me know. ------------------ From: Richard Leitner [ Upstream commit 1b0a83ac04e383e3bed21332962b90710fcf2828 ] Some PHYs (for example the SMSC LAN8710/LAN8720) doesn't allow turning the refclk on and off again during operation (according to their datasheet). Nonetheless exactly this behaviour was introduced for power saving reasons by commit e8fcfcd5684a ("net: fec: optimize the clock management to save power"). Therefore add support for the phy_reset_after_clk_enable function from phylib to mitigate this issue. Generally speaking this issue is only relevant if the ref clk for the PHY is generated by the SoC and therefore the PHY is configured to "REF_CLK In Mode". In our specific case (PCB) this problem does occur at about every 10th to 50th POR of an LAN8710 connected to an i.MX6SOLO SoC. The typical symptom of this problem is a "swinging" ethernet link. Similar issues were reported by users of the NXP forum: https://community.nxp.com/thread/389902 https://community.nxp.com/message/309354 With this patch applied the issue didn't occur for at least a few hundret PORs of our board. Fixes: e8fcfcd5684a ("net: fec: optimize the clock management to save power") Signed-off-by: Richard Leitner Signed-off-by: David S. Miller Signed-off-by: Sasha Levin Signed-off-by: Greg Kroah-Hartman --- drivers/net/ethernet/freescale/fec_main.c | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) --- a/drivers/net/ethernet/freescale/fec_main.c +++ b/drivers/net/ethernet/freescale/fec_main.c @@ -1868,6 +1868,8 @@ static int fec_enet_clk_enable(struct ne ret = clk_prepare_enable(fep->clk_ref); if (ret) goto failed_clk_ref; + + phy_reset_after_clk_enable(ndev->phydev); } else { clk_disable_unprepare(fep->clk_ahb); clk_disable_unprepare(fep->clk_enet_out); @@ -2840,6 +2842,7 @@ fec_enet_open(struct net_device *ndev) { struct fec_enet_private *fep = netdev_priv(ndev); int ret; + bool reset_again; ret = pm_runtime_get_sync(&fep->pdev->dev); if (ret < 0) @@ -2850,6 +2853,17 @@ fec_enet_open(struct net_device *ndev) if (ret) goto clk_enable; + /* During the first fec_enet_open call the PHY isn't probed at this + * point. Therefore the phy_reset_after_clk_enable() call within + * fec_enet_clk_enable() fails. As we need this reset in order to be + * sure the PHY is working correctly we check if we need to reset again + * later when the PHY is probed + */ + if (ndev->phydev && ndev->phydev->drv) + reset_again = false; + else + reset_again = true; + /* I should reset the ring buffers here, but I don't yet know * a simple way to do that. */ @@ -2866,6 +2880,12 @@ fec_enet_open(struct net_device *ndev) if (ret) goto err_enet_mii_probe; + /* Call phy_reset_after_clk_enable() again if it failed during + * phy_reset_after_clk_enable() before because the PHY wasn't probed. + */ + if (reset_again) + phy_reset_after_clk_enable(ndev->phydev); + if (fep->quirks & FEC_QUIRK_ERR006687) imx6q_cpuidle_fec_irqs_used();