Received: by 10.213.65.68 with SMTP id h4csp260763imn; Fri, 23 Mar 2018 04:10:03 -0700 (PDT) X-Google-Smtp-Source: AG47ELsff7/EsG/6xeerEuHfAIYPXAHoWHG3aE/KOfN/Do0DcboeQDaMRYT94Pd6u2uiQ+ogh31C X-Received: by 10.98.141.65 with SMTP id z62mr23840267pfd.129.1521803403434; Fri, 23 Mar 2018 04:10:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521803403; cv=none; d=google.com; s=arc-20160816; b=R3xwTftuu1FL3LhKGIFGC65uwbe0deTd0xU9tfyuXlI4wAh7jVJXKH8/z1fgoz/mbA VVr6eeasg957d4fCjCbh6kCH56QZGQTNlnUknhs9AKV6zmlCtFuTeY1KwS0yppLexX5o eAUsooxS5Uxahqz7lXJOYCzZBU9sj5eNvsE0oaO87nnH5149blwiCB6sEv9t6tmUrihJ wDinaAsyh5J5wL4QPjfis147rW/JVMBGS6YTvgbZ/oEjWbuvMsdL81cH4nJyskV+Ky4G //9HFKgDoYy6YW97/SHR6Z38LlIgzrPuosTPF0QiLkvic8sFclEocUuSmhNoS3jokF8+ HilQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=eTyNQqbTSTxFL7OUSbLPaj2g33jN9mxkhe/XmVud/vI=; b=vZGvbqU7+FoQANbjWS9qg/PR00OF5XUVogenJu8/45Hgne0EiJj4QwgXt4UaQNZk5m t6p9ErjZkcX8dkBXNBRIson2kytoKgoh5DZxG4I8Usp3wFGX2BJflUMiSfSdUvqhgE2m LL0czTYwD6lnRxKtwBNZosESTPUaUgOnO8fquIC1V1uvx+tCgXmyOWJ0b5RcaWefOv7P GUyCipy/qLk03QkglyDE1ciS26mAXGrIzrEP34M2AS66JcYa+ywTYKicyEhT8xPqbBYN bQ/rZ9iM4+levFF1hmy4D4SuCsEMt2BNf650b9snvhvSTO4wxwMfbEbQ1lxVtRpgSkuq KtqA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g66si6592519pfa.331.2018.03.23.04.09.48; Fri, 23 Mar 2018 04:10:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755968AbeCWLIv (ORCPT + 99 others); Fri, 23 Mar 2018 07:08:51 -0400 Received: from mail.linuxfoundation.org ([140.211.169.12]:43974 "EHLO mail.linuxfoundation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933035AbeCWKLn (ORCPT ); Fri, 23 Mar 2018 06:11:43 -0400 Received: from localhost (LFbn-1-12247-202.w90-92.abo.wanadoo.fr [90.92.61.202]) by mail.linuxfoundation.org (Postfix) with ESMTPSA id E0BB71018; Fri, 23 Mar 2018 10:11:41 +0000 (UTC) From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Brian Norris , Heiko Stuebner , Linus Walleij , Sasha Levin Subject: [PATCH 4.9 162/177] pinctrl: rockchip: enable clock when reading pin direction register Date: Fri, 23 Mar 2018 10:54:50 +0100 Message-Id: <20180323094212.322331580@linuxfoundation.org> X-Mailer: git-send-email 2.16.2 In-Reply-To: <20180323094205.090519271@linuxfoundation.org> References: <20180323094205.090519271@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.9-stable review patch. If anyone has any objections, please let me know. ------------------ From: Brian Norris [ Upstream commit 5c9d8c4f6b8168738a26bcf288516cc3a0886810 ] We generally leave the GPIO clock disabled, unless an interrupt is requested or we're accessing IO registers. We forgot to do this for the ->get_direction() callback, which means we can sometimes [1] get incorrect results [2] from, e.g., /sys/kernel/debug/gpio. Enable the clock, so we get the right results! [1] Sometimes, because many systems have 1 or mor interrupt requested on each GPIO bank, so they always leave their clock on. [2] Incorrect, meaning the register returns 0, and so we interpret that as "input". Signed-off-by: Brian Norris Reviewed-by: Heiko Stuebner Signed-off-by: Linus Walleij Signed-off-by: Sasha Levin Signed-off-by: Greg Kroah-Hartman --- drivers/pinctrl/pinctrl-rockchip.c | 8 ++++++++ 1 file changed, 8 insertions(+) --- a/drivers/pinctrl/pinctrl-rockchip.c +++ b/drivers/pinctrl/pinctrl-rockchip.c @@ -1278,8 +1278,16 @@ static int rockchip_gpio_get_direction(s { struct rockchip_pin_bank *bank = gpiochip_get_data(chip); u32 data; + int ret; + ret = clk_enable(bank->clk); + if (ret < 0) { + dev_err(bank->drvdata->dev, + "failed to enable clock for bank %s\n", bank->name); + return ret; + } data = readl_relaxed(bank->reg_base + GPIO_SWPORT_DDR); + clk_disable(bank->clk); return !(data & BIT(offset)); }