Received: by 10.213.65.68 with SMTP id h4csp304264imn; Fri, 23 Mar 2018 05:09:22 -0700 (PDT) X-Google-Smtp-Source: AG47ELu/U2mFW1ikV+pmlpwD64NiyS/vALUMB4qZpCMMlIgf6zNA8Nfjqmc1twQWRSTMjzAbKpCP X-Received: by 2002:a17:902:9a48:: with SMTP id x8-v6mr16274831plv.135.1521806962353; Fri, 23 Mar 2018 05:09:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521806962; cv=none; d=google.com; s=arc-20160816; b=hwlsXuqHQNHbg3bI+SjgXRcfFt57X4ByPyADCqOJYggSlkbhveqFlpELOzK/va0E66 Ts+Y7Xsr7FQx7OaQtIO045W/yOpfBWSEhxW5EHm1I4p4dLS6PqdEh8rWvBTZ7QD0hzau Il74ewaGMZM0thzzMP1968X+pNrmjelH0WLh7OKye2X6GSkjwNOHW83PwTmuhT9iP7fz PlwUSwcubYJeZ3CwMS/OJ13S34TTP0QFNeJBvIkTtT9jaj0o3cAgc4VV6x2HiPjHBSO0 paJ+YCE/zyEYU/n4lMaKLGpw0qP86XfO91fBTwe1HqHCB2GQg5G/s69LrVStYt3+ZkP1 udAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=HJylB0Op6bKGPNujFvlSQsevuj/GXrRfYSzYPX4qAKk=; b=y/gVHRtztu4p5wStj9fyP9ql+ux7SE5sohVKDJwIBb5Ra5i934MgQT/GImDjNVekpn W69ydwD3SGVFhPSkHR2oQKGJirdfy8+DakFhiHsjCIg+UnYsuxc6/W1GK59AC5PzUCPu TgcISEyypAsQijP2UCGUohJYSxBp/cHJfRq3eUAT1HT73KKv/Wlowu7Tq7IqgIsWMOq7 BUAY/eU4QMKeG24Ol98aDS8m7SqvezUmoDn62neFKXhS4E8EKYDi7ISJNrPTcfv1SRse mLswTUTsYXY2d/IUVrUP8mT2G6alD533wtC34BTrjFaPxyjeWndVipHwP4c6ywNB9nz6 9LDA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 186si520625pgi.107.2018.03.23.05.09.06; Fri, 23 Mar 2018 05:09:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753155AbeCWJ6g (ORCPT + 99 others); Fri, 23 Mar 2018 05:58:36 -0400 Received: from mail.linuxfoundation.org ([140.211.169.12]:35746 "EHLO mail.linuxfoundation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752635AbeCWJ6a (ORCPT ); Fri, 23 Mar 2018 05:58:30 -0400 Received: from localhost (LFbn-1-12247-202.w90-92.abo.wanadoo.fr [90.92.61.202]) by mail.linuxfoundation.org (Postfix) with ESMTPSA id A626EF51; Fri, 23 Mar 2018 09:58:29 +0000 (UTC) From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Brian Norris , Heiko Stuebner , Linus Walleij , Sasha Levin Subject: [PATCH 4.15 59/84] pinctrl: rockchip: enable clock when reading pin direction register Date: Fri, 23 Mar 2018 10:54:13 +0100 Message-Id: <20180323095420.900537912@linuxfoundation.org> X-Mailer: git-send-email 2.16.2 In-Reply-To: <20180323095411.913234798@linuxfoundation.org> References: <20180323095411.913234798@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.15-stable review patch. If anyone has any objections, please let me know. ------------------ From: Brian Norris [ Upstream commit 5c9d8c4f6b8168738a26bcf288516cc3a0886810 ] We generally leave the GPIO clock disabled, unless an interrupt is requested or we're accessing IO registers. We forgot to do this for the ->get_direction() callback, which means we can sometimes [1] get incorrect results [2] from, e.g., /sys/kernel/debug/gpio. Enable the clock, so we get the right results! [1] Sometimes, because many systems have 1 or mor interrupt requested on each GPIO bank, so they always leave their clock on. [2] Incorrect, meaning the register returns 0, and so we interpret that as "input". Signed-off-by: Brian Norris Reviewed-by: Heiko Stuebner Signed-off-by: Linus Walleij Signed-off-by: Sasha Levin Signed-off-by: Greg Kroah-Hartman --- drivers/pinctrl/pinctrl-rockchip.c | 8 ++++++++ 1 file changed, 8 insertions(+) --- a/drivers/pinctrl/pinctrl-rockchip.c +++ b/drivers/pinctrl/pinctrl-rockchip.c @@ -2014,8 +2014,16 @@ static int rockchip_gpio_get_direction(s { struct rockchip_pin_bank *bank = gpiochip_get_data(chip); u32 data; + int ret; + ret = clk_enable(bank->clk); + if (ret < 0) { + dev_err(bank->drvdata->dev, + "failed to enable clock for bank %s\n", bank->name); + return ret; + } data = readl_relaxed(bank->reg_base + GPIO_SWPORT_DDR); + clk_disable(bank->clk); return !(data & BIT(offset)); }