Received: by 10.213.65.68 with SMTP id h4csp304618imn; Fri, 23 Mar 2018 05:09:46 -0700 (PDT) X-Google-Smtp-Source: AG47ELsFytt5qX5I1coLn9HG3aUS2NeQTOvZ69q5Q7aOr+7nkclG3qsHKH50lLVI1AihPz2VH0Bj X-Received: by 10.98.48.195 with SMTP id w186mr23924537pfw.174.1521806986310; Fri, 23 Mar 2018 05:09:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521806986; cv=none; d=google.com; s=arc-20160816; b=AfEllYLkY3eVfRlOrpW8wArHkWoOxJUczyIlT5Cvy9/4/SxhCfqauYOjLnIj/wFo1w sIo1elilMNyyayTeu/sCngIX/vxpWIDQBsYu4nmu4NyHj1lo9X8h7IRnqy+MUxm2LDcu KjKDJb7MF6CAqL+d9VZG/AyjMe9FYmvtvMjyS/SI9QD8Rm5UUEgyOX56WSytIm5sUSPm Uf6jVbx0HeMGXbxm0n4VoBsdSSKXynrhq7o8XJnt6S5cLS4zDz7D2cFbEGY6avMTK+YB IZZLHw3cNDsy3J8dcW8sIurdSl45h4T7pEo06MF+WzFtrH1vezgV/aPs2GHAidUGte+7 MoVA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=gCqg1s57dz75kw8zhbbKTX55fYRRC6yH5hBgFZ9GXF4=; b=QDpNr+3MhAx9ZdILcklia0O+ptFt0/BH2U11DzkcPttlCyE5/2u1rgZInSWQvfj4xI NPFpIECDIZKvx/OM7E9oesymjJOQ77H2izGvjjV7BrWm47X9cD95hjcUnbcbjMwDVV7N Bb2tQTdHIVDgs8LV/WSN+ke6zUTp8BJDOCT2KcCaHYls2kkqDu2wE7msf1AVYzooOCvJ B45dW1WhMTcPT8ZDBvFpiWBGylkGaVF6mM+dEfegnNoyY7ksXkipt7r2F4MnIXJ0nMNi AdAHoAe2DfLtYhgw+G5KX8FcWghM5KfpWMKnSPYHnVVUbqL7O7L9X+4ltILi3pYo8fRs 3+ng== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 70-v6si8530703ple.639.2018.03.23.05.09.31; Fri, 23 Mar 2018 05:09:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753455AbeCWMHa (ORCPT + 99 others); Fri, 23 Mar 2018 08:07:30 -0400 Received: from mail.linuxfoundation.org ([140.211.169.12]:35836 "EHLO mail.linuxfoundation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752689AbeCWJ6o (ORCPT ); Fri, 23 Mar 2018 05:58:44 -0400 Received: from localhost (LFbn-1-12247-202.w90-92.abo.wanadoo.fr [90.92.61.202]) by mail.linuxfoundation.org (Postfix) with ESMTPSA id CA3C01338; Fri, 23 Mar 2018 09:58:43 +0000 (UTC) From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Kishon Vijay Abraham I , Lorenzo Pieralisi , Sasha Levin Subject: [PATCH 4.15 51/84] PCI: designware-ep: Fix ->get_msi() to check MSI_EN bit Date: Fri, 23 Mar 2018 10:54:05 +0100 Message-Id: <20180323095419.696617706@linuxfoundation.org> X-Mailer: git-send-email 2.16.2 In-Reply-To: <20180323095411.913234798@linuxfoundation.org> References: <20180323095411.913234798@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.15-stable review patch. If anyone has any objections, please let me know. ------------------ From: Kishon Vijay Abraham I [ Upstream commit a134a457ed985dca8cce7ac4ea66129ea70eba73 ] ->get_msi() now checks MSI_EN bit in the MSI CAPABILITY register to find whether the host supports MSI instead of using the MSI ADDRESS in the MSI CAPABILITY register. This fixes the issue with the following sequence 'modprobe pci_endpoint_test' enables MSI 'rmmod pci_endpoint_test' disables MSI but MSI address (in EP's capability register) has a valid value 'modprobe pci_endpoint_test no_msi=1' - Since MSI address (in EP's capability register) has a valid value (set during the previous insertion of the module), EP thinks host supports MSI. Fixes: f8aed6ec624f ("PCI: dwc: designware: Add EP mode support") Signed-off-by: Kishon Vijay Abraham I Signed-off-by: Lorenzo Pieralisi Signed-off-by: Sasha Levin Signed-off-by: Greg Kroah-Hartman --- drivers/pci/dwc/pcie-designware-ep.c | 12 +++--------- drivers/pci/dwc/pcie-designware.h | 1 + 2 files changed, 4 insertions(+), 9 deletions(-) --- a/drivers/pci/dwc/pcie-designware-ep.c +++ b/drivers/pci/dwc/pcie-designware-ep.c @@ -197,20 +197,14 @@ static int dw_pcie_ep_map_addr(struct pc static int dw_pcie_ep_get_msi(struct pci_epc *epc) { int val; - u32 lower_addr; - u32 upper_addr; struct dw_pcie_ep *ep = epc_get_drvdata(epc); struct dw_pcie *pci = to_dw_pcie_from_ep(ep); - val = dw_pcie_readb_dbi(pci, MSI_MESSAGE_CONTROL); - val = (val & MSI_CAP_MME_MASK) >> MSI_CAP_MME_SHIFT; - - lower_addr = dw_pcie_readl_dbi(pci, MSI_MESSAGE_ADDR_L32); - upper_addr = dw_pcie_readl_dbi(pci, MSI_MESSAGE_ADDR_U32); - - if (!(lower_addr || upper_addr)) + val = dw_pcie_readw_dbi(pci, MSI_MESSAGE_CONTROL); + if (!(val & MSI_CAP_MSI_EN_MASK)) return -EINVAL; + val = (val & MSI_CAP_MME_MASK) >> MSI_CAP_MME_SHIFT; return val; } --- a/drivers/pci/dwc/pcie-designware.h +++ b/drivers/pci/dwc/pcie-designware.h @@ -101,6 +101,7 @@ #define MSI_MESSAGE_CONTROL 0x52 #define MSI_CAP_MMC_SHIFT 1 #define MSI_CAP_MME_SHIFT 4 +#define MSI_CAP_MSI_EN_MASK 0x1 #define MSI_CAP_MME_MASK (7 << MSI_CAP_MME_SHIFT) #define MSI_MESSAGE_ADDR_L32 0x54 #define MSI_MESSAGE_ADDR_U32 0x58