Received: by 10.213.65.68 with SMTP id h4csp580317imn; Fri, 23 Mar 2018 10:50:27 -0700 (PDT) X-Google-Smtp-Source: AG47ELvN1KnK7JLrv/+BWnQxpqYmJesHPHLL+0OmjS7OFkrBRoPcsbchfVGZLuEUNhvj3xGZq9o7 X-Received: by 10.99.114.77 with SMTP id c13mr21570700pgn.286.1521827427866; Fri, 23 Mar 2018 10:50:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1521827427; cv=none; d=google.com; s=arc-20160816; b=fdVyo0taYRu7v1vzaS/JgOvBgVeJQjAV/A0/iMlmNaaRW+jYw5gjLdH8vWyKzm8HnU 2vTdmrLQa7rksSqL0KBATGn+SubB/Wk7rWd9rfWkBhvZL4XKg4qubZSu2D+K0ZkgdTVF gpWzSKqnraotLfWRNjgNC3LUmGDlgndPXPuiUbu0adNzEG+C97oztieQ5i7FnsgAoyln jtmN7T/mU2AK1DzXA7JLqmbYRasL1kmx3zGe8MhkZBgPMWJm+ezhGbrDTTE1aFcYm5Jm 1v2yLNwkSx0f/vaHRYRp+Vf5lEO+9lrP9BDXKamg1XzoB7ESejY7G2QZf+5Afr3EXY/G tbrg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:in-reply-to:references:date :from:cc:to:subject:arc-authentication-results; bh=F4Zt4jfAQFWPSjOgLvh92Vy2FoXmXLwQovNLlf0IZ/w=; b=L2S2gPhVm2sEns38sT9VZuAoGbnSIGdUZR6By+OLCY6HZ1fVRd+r8Y+SaM9JpbgYHP z8sqvWXRtGlodXl8/5mcnfubQXsznTfc2Scw036EtGEruzHSHoL1Hi0dHsFqaQFW+3NY fQ2pLx3QQbupsLamgoKBncALCzHQnGh7zK/aU1zQPfFXa2b657nhYSjOEPvSLZ37Ej7E FBuTXiQkS9BKz/lX8MwQzDXT03fNilvQQFGHAxR/dszeMh2Kmtug3a5k0RjHFpAOE7CR GbctVWH+OKR7NytV2JBUCcvBLX9B57Ea/pnYyDeNyiQxwLbkn15C5b0lkIN2FLemW9ED qoBw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w13si1946629pgp.403.2018.03.23.10.50.13; Fri, 23 Mar 2018 10:50:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752335AbeCWRrA (ORCPT + 99 others); Fri, 23 Mar 2018 13:47:00 -0400 Received: from mga14.intel.com ([192.55.52.115]:6724 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752176AbeCWRqx (ORCPT ); Fri, 23 Mar 2018 13:46:53 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga103.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 23 Mar 2018 10:46:53 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.48,351,1517904000"; d="scan'208";a="210791182" Received: from viggo.jf.intel.com (HELO localhost.localdomain) ([10.54.39.119]) by orsmga005.jf.intel.com with ESMTP; 23 Mar 2018 10:46:53 -0700 Subject: [PATCH 03/11] x86/mm: introduce "default" kernel PTE mask To: linux-kernel@vger.kernel.org Cc: linux-mm@kvack.org, Dave Hansen , aarcange@redhat.com, luto@kernel.org, torvalds@linux-foundation.org, keescook@google.com, hughd@google.com, jgross@suse.com, x86@kernel.org, namit@vmware.com From: Dave Hansen Date: Fri, 23 Mar 2018 10:44:52 -0700 References: <20180323174447.55F35636@viggo.jf.intel.com> In-Reply-To: <20180323174447.55F35636@viggo.jf.intel.com> Message-Id: <20180323174452.8617EBB0@viggo.jf.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Dave Hansen The __PAGE_KERNEL_* page permissions are "raw". They contain bits that may or may not be supported on the current processor. They need to be filtered by a mask (currently __supported_pte_mask) to turn them into a value that we can actually set in a PTE. These __PAGE_KERNEL_* values all contain _PAGE_GLOBAL. But, with PTI, we want to be able to support _PAGE_GLOBAL (have the bit set in __supported_pte_mask) but not have it appear in any of these masks by default. This patch creates a new mask, __default_kernel_pte_mask, and applies it when creating all of the PAGE_KERNEL_* masks. This makes PAGE_KERNEL_* safe to use anywhere (they only contain supported bits). It also ensures that PAGE_KERNEL_* contains _PAGE_GLOBAL on PTI=n kernels but clears _PAGE_GLOBAL when PTI=y. We also make __default_kernel_pte_mask a non-GPL exported symbol because there are plenty of driver-available interfaces that take PAGE_KERNEL_* permissions. Signed-off-by: Dave Hansen Cc: Andrea Arcangeli Cc: Andy Lutomirski Cc: Linus Torvalds Cc: Kees Cook Cc: Hugh Dickins Cc: Juergen Gross Cc: x86@kernel.org Cc: Nadav Amit --- b/arch/x86/include/asm/pgtable_types.h | 27 +++++++++++++++------------ b/arch/x86/mm/init.c | 6 ++++++ b/arch/x86/mm/init_32.c | 8 +++++++- b/arch/x86/mm/init_64.c | 5 +++++ 4 files changed, 33 insertions(+), 13 deletions(-) diff -puN arch/x86/include/asm/pgtable_types.h~KERN-pgprot-default arch/x86/include/asm/pgtable_types.h --- a/arch/x86/include/asm/pgtable_types.h~KERN-pgprot-default 2018-03-21 16:31:57.339192320 -0700 +++ b/arch/x86/include/asm/pgtable_types.h 2018-03-21 16:31:57.348192320 -0700 @@ -196,19 +196,21 @@ enum page_cache_mode { #define __PAGE_KERNEL_NOENC (__PAGE_KERNEL) #define __PAGE_KERNEL_NOENC_WP (__PAGE_KERNEL_WP) -#define PAGE_KERNEL __pgprot(__PAGE_KERNEL | _PAGE_ENC) -#define PAGE_KERNEL_NOENC __pgprot(__PAGE_KERNEL) -#define PAGE_KERNEL_RO __pgprot(__PAGE_KERNEL_RO | _PAGE_ENC) -#define PAGE_KERNEL_EXEC __pgprot(__PAGE_KERNEL_EXEC | _PAGE_ENC) -#define PAGE_KERNEL_EXEC_NOENC __pgprot(__PAGE_KERNEL_EXEC) -#define PAGE_KERNEL_RX __pgprot(__PAGE_KERNEL_RX | _PAGE_ENC) -#define PAGE_KERNEL_NOCACHE __pgprot(__PAGE_KERNEL_NOCACHE | _PAGE_ENC) -#define PAGE_KERNEL_LARGE __pgprot(__PAGE_KERNEL_LARGE | _PAGE_ENC) -#define PAGE_KERNEL_LARGE_EXEC __pgprot(__PAGE_KERNEL_LARGE_EXEC | _PAGE_ENC) -#define PAGE_KERNEL_VVAR __pgprot(__PAGE_KERNEL_VVAR | _PAGE_ENC) +#define default_pgprot(x) __pgprot((x) & __default_kernel_pte_mask) -#define PAGE_KERNEL_IO __pgprot(__PAGE_KERNEL_IO) -#define PAGE_KERNEL_IO_NOCACHE __pgprot(__PAGE_KERNEL_IO_NOCACHE) +#define PAGE_KERNEL default_pgprot(__PAGE_KERNEL | _PAGE_ENC) +#define PAGE_KERNEL_NOENC default_pgprot(__PAGE_KERNEL) +#define PAGE_KERNEL_RO default_pgprot(__PAGE_KERNEL_RO | _PAGE_ENC) +#define PAGE_KERNEL_EXEC default_pgprot(__PAGE_KERNEL_EXEC | _PAGE_ENC) +#define PAGE_KERNEL_EXEC_NOENC default_pgprot(__PAGE_KERNEL_EXEC) +#define PAGE_KERNEL_RX default_pgprot(__PAGE_KERNEL_RX | _PAGE_ENC) +#define PAGE_KERNEL_NOCACHE default_pgprot(__PAGE_KERNEL_NOCACHE | _PAGE_ENC) +#define PAGE_KERNEL_LARGE default_pgprot(__PAGE_KERNEL_LARGE | _PAGE_ENC) +#define PAGE_KERNEL_LARGE_EXEC default_pgprot(__PAGE_KERNEL_LARGE_EXEC | _PAGE_ENC) +#define PAGE_KERNEL_VVAR default_pgprot(__PAGE_KERNEL_VVAR | _PAGE_ENC) + +#define PAGE_KERNEL_IO default_pgprot(__PAGE_KERNEL_IO) +#define PAGE_KERNEL_IO_NOCACHE default_pgprot(__PAGE_KERNEL_IO_NOCACHE) #endif /* __ASSEMBLY__ */ @@ -483,6 +485,7 @@ static inline pgprot_t pgprot_large_2_4k typedef struct page *pgtable_t; extern pteval_t __supported_pte_mask; +extern pteval_t __default_kernel_pte_mask; extern void set_nx(void); extern int nx_enabled; diff -puN arch/x86/mm/init_32.c~KERN-pgprot-default arch/x86/mm/init_32.c --- a/arch/x86/mm/init_32.c~KERN-pgprot-default 2018-03-21 16:31:57.341192320 -0700 +++ b/arch/x86/mm/init_32.c 2018-03-21 16:31:57.348192320 -0700 @@ -558,8 +558,14 @@ static void __init pagetable_init(void) permanent_kmaps_init(pgd_base); } -pteval_t __supported_pte_mask __read_mostly = ~(_PAGE_NX | _PAGE_GLOBAL); +#define DEFAULT_PTE_MASK ~(_PAGE_NX | _PAGE_GLOBAL) +/* Bits supported by the hardware: */ +pteval_t __supported_pte_mask __read_mostly = DEFAULT_PTE_MASK; +/* Bits allowed in normal kernel mappings: */ +pteval_t __default_kernel_pte_mask __read_mostly = DEFAULT_PTE_MASK; EXPORT_SYMBOL_GPL(__supported_pte_mask); +/* Used in PAGE_KERNEL_* macros which are reasonably used out-of-tree: */ +EXPORT_SYMBOL(__default_kernel_pte_mask); /* user-defined highmem size */ static unsigned int highmem_pages = -1; diff -puN arch/x86/mm/init_64.c~KERN-pgprot-default arch/x86/mm/init_64.c --- a/arch/x86/mm/init_64.c~KERN-pgprot-default 2018-03-21 16:31:57.343192320 -0700 +++ b/arch/x86/mm/init_64.c 2018-03-21 16:31:57.349192320 -0700 @@ -65,8 +65,13 @@ * around without checking the pgd every time. */ +/* Bits supported by the hardware: */ pteval_t __supported_pte_mask __read_mostly = ~0; +/* Bits allowed in normal kernel mappings: */ +pteval_t __default_kernel_pte_mask __read_mostly = ~0; EXPORT_SYMBOL_GPL(__supported_pte_mask); +/* Used in PAGE_KERNEL_* macros which are reasonably used out-of-tree: */ +EXPORT_SYMBOL(__default_kernel_pte_mask); int force_personality32; diff -puN arch/x86/mm/init.c~KERN-pgprot-default arch/x86/mm/init.c --- a/arch/x86/mm/init.c~KERN-pgprot-default 2018-03-21 16:31:57.345192320 -0700 +++ b/arch/x86/mm/init.c 2018-03-21 16:31:57.349192320 -0700 @@ -190,6 +190,12 @@ static void __init probe_page_size_mask( enable_global_pages(); } + /* By the default is everything supported: */ + __default_kernel_pte_mask = __supported_pte_mask; + /* Except when with PTI where the kernel is mostly non-Global: */ + if (cpu_feature_enabled(X86_FEATURE_PTI)) + __default_kernel_pte_mask &= ~_PAGE_GLOBAL; + /* Enable 1 GB linear kernel mappings if available: */ if (direct_gbpages && boot_cpu_has(X86_FEATURE_GBPAGES)) { printk(KERN_INFO "Using GB pages for direct mapping\n"); _