Received: by 10.213.65.68 with SMTP id h4csp1128668imn; Mon, 26 Mar 2018 00:58:11 -0700 (PDT) X-Google-Smtp-Source: AG47ELsxiXSH1yZPd+Y3syeDcGtuGpxch1kM6n/7NzVP00ySTtOunt2a8OUWIf+PTO1/DeL8VId4 X-Received: by 2002:a17:902:bb81:: with SMTP id m1-v6mr38700360pls.71.1522051091720; Mon, 26 Mar 2018 00:58:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1522051091; cv=none; d=google.com; s=arc-20160816; b=HBURsdWL5Mu8HngxtSHayedEB05QbwJbcTYd35gufYtwRjoaCcryvQZbbo13Wp/yq9 o+vOtHZImWukBnxtLEwIcJB+A9ZV1sHngGTalnoQVsdu74enRodAqnE8z5g5R3quKBsJ sr1h+E6xzVuaXQ+ZnJwaXEXlpiCmQDB8kTWcRlD5qptYhwuVABouUiRUpHBcMFMCuSNH rDOE6ZtQrN1F9vb0dfnd28wBNAcM95f2AXwwUARq48qvPYOeCVrwasn9Ks7nPi/vpSMr Fa6+PxPyV/4FDpwLHWK/0fJz+M8Sk5rTol7GO7FY5t1619gwTgzbbxuRLJUvc5zL9Hjv 41GQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=PgaOho8uolTs2tRG31Iya/1TR45SINgLRVh8Jsiwbh0=; b=em1YNhZzUrvjOINUNnEiDpZOg+SLLpDM4ra4SixmO7Fc17v1RQI0j5IAlye1+duJUz /ADoUkok8PPGZ7+qqYG3pSRspL66MZSYcgUUnzveW1NGbDK3zWcrxofsh2vF+U5uIvka qV56wzQKVOv0cumpKhpyOgFm/5DzMTlfELbY/h9DjZp0DZ+4tXGBw+P8lP/cQEYwgnZH TCRNoEaRZX/QdQtQwvh8A+UIIm9uR0PAmbZOBCWRoNwtVOVSBM+1934Ixx5FnAzmytA/ YVgAaX9TzmdSdlIUilphyNsMSBGSnLJxswuvDnatkdfUgts/5LXd2/1T8JqGEYdk9KaR p43g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u189si5304647pfb.102.2018.03.26.00.57.56; Mon, 26 Mar 2018 00:58:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751489AbeCZH5D (ORCPT + 99 others); Mon, 26 Mar 2018 03:57:03 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:39430 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751091AbeCZH5A (ORCPT ); Mon, 26 Mar 2018 03:57:00 -0400 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w2Q7s491016076; Mon, 26 Mar 2018 09:56:43 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2gxrg1h4eh-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Mon, 26 Mar 2018 09:56:43 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 003949C; Mon, 26 Mar 2018 07:56:41 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node2.st.com [10.75.127.14]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id D6DD628D3; Mon, 26 Mar 2018 07:56:41 +0000 (GMT) Received: from [10.201.23.236] (10.75.127.46) by SFHDAG5NODE2.st.com (10.75.127.14) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Mon, 26 Mar 2018 09:56:41 +0200 Subject: Re: [PATCH v2 1/6] i2c: i2c-stm32f7: Add 10-bit address support To: Wolfram Sang CC: Maxime Coquelin , Alexandre Torgue , , , References: <1521650940-11651-1-git-send-email-pierre-yves.mordret@st.com> <1521650940-11651-2-git-send-email-pierre-yves.mordret@st.com> <20180324224332.apsixpklrgtelak7@ninjato> From: Pierre Yves MORDRET Message-ID: Date: Mon, 26 Mar 2018 09:56:40 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <20180324224332.apsixpklrgtelak7@ninjato> Content-Type: text/plain; charset="windows-1252" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.46] X-ClientProxiedBy: SFHDAG6NODE2.st.com (10.75.127.17) To SFHDAG5NODE2.st.com (10.75.127.14) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-03-26_04:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 03/24/2018 11:43 PM, Wolfram Sang wrote: > On Wed, Mar 21, 2018 at 05:48:55PM +0100, Pierre-Yves MORDRET wrote: >> This patch adds support for 10-bit device address for STM32F7 I2C >> >> Signed-off-by: M'boumba Cedric Madianga >> Signed-off-by: Pierre-Yves MORDRET > > Out of curiosity: how did you test this patch? I never managed to find a > 10-bit client (except for an SoC with 10-bit slave mode). I don't have a 10-bit device either. For testing 10-bit I'm using 2 I2C instances from the SoC, one in master mode and the other in slave mode. > >> --- >> Version history: >> v1: >> * Initial >> v2: >> --- >> --- >> drivers/i2c/busses/i2c-stm32f7.c | 22 +++++++++++++++++----- >> 1 file changed, 17 insertions(+), 5 deletions(-) >> >> diff --git a/drivers/i2c/busses/i2c-stm32f7.c b/drivers/i2c/busses/i2c-stm32f7.c >> index f273e28..ae0d15c 100644 >> --- a/drivers/i2c/busses/i2c-stm32f7.c >> +++ b/drivers/i2c/busses/i2c-stm32f7.c >> @@ -65,7 +65,12 @@ >> #define STM32F7_I2C_CR2_NACK BIT(15) >> #define STM32F7_I2C_CR2_STOP BIT(14) >> #define STM32F7_I2C_CR2_START BIT(13) >> +#define STM32F7_I2C_CR2_HEAD10R BIT(12) >> +#define STM32F7_I2C_CR2_ADD10 BIT(11) >> #define STM32F7_I2C_CR2_RD_WRN BIT(10) >> +#define STM32F7_I2C_CR2_SADD10_MASK GENMASK(9, 0) >> +#define STM32F7_I2C_CR2_SADD10(n) (((n) & \ >> + STM32F7_I2C_CR2_SADD10_MASK)) >> #define STM32F7_I2C_CR2_SADD7_MASK GENMASK(7, 1) >> #define STM32F7_I2C_CR2_SADD7(n) (((n) & 0x7f) << 1) >> >> @@ -176,14 +181,14 @@ struct stm32f7_i2c_timings { >> >> /** >> * struct stm32f7_i2c_msg - client specific data >> - * @addr: 8-bit slave addr, including r/w bit >> + * @addr: 8-bit or 10-bit slave addr, including r/w bit >> * @count: number of bytes to be transferred >> * @buf: data buffer >> * @result: result of the transfer >> * @stop: last I2C msg to be sent, i.e. STOP to be generated >> */ >> struct stm32f7_i2c_msg { >> - u8 addr; >> + u16 addr; >> u32 count; >> u8 *buf; >> int result; >> @@ -629,8 +634,15 @@ static void stm32f7_i2c_xfer_msg(struct stm32f7_i2c_dev *i2c_dev, >> cr2 |= STM32F7_I2C_CR2_RD_WRN; >> >> /* Set slave address */ >> - cr2 &= ~STM32F7_I2C_CR2_SADD7_MASK; >> - cr2 |= STM32F7_I2C_CR2_SADD7(f7_msg->addr); >> + cr2 &= ~(STM32F7_I2C_CR2_HEAD10R | STM32F7_I2C_CR2_ADD10); >> + if (msg->flags & I2C_M_TEN) { >> + cr2 &= ~STM32F7_I2C_CR2_SADD10_MASK; >> + cr2 |= STM32F7_I2C_CR2_SADD10(f7_msg->addr); >> + cr2 |= STM32F7_I2C_CR2_ADD10; >> + } else { >> + cr2 &= ~STM32F7_I2C_CR2_SADD7_MASK; >> + cr2 |= STM32F7_I2C_CR2_SADD7(f7_msg->addr); >> + } >> >> /* Set nb bytes to transfer and reload if needed */ >> cr2 &= ~(STM32F7_I2C_CR2_NBYTES_MASK | STM32F7_I2C_CR2_RELOAD); >> @@ -798,7 +810,7 @@ static int stm32f7_i2c_xfer(struct i2c_adapter *i2c_adap, >> >> static u32 stm32f7_i2c_func(struct i2c_adapter *adap) >> { >> - return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL; >> + return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL | I2C_FUNC_10BIT_ADDR; >> } >> >> static struct i2c_algorithm stm32f7_i2c_algo = { >> -- >> 2.7.4 >>