Received: by 10.213.65.68 with SMTP id h4csp608417imn; Tue, 27 Mar 2018 05:38:18 -0700 (PDT) X-Google-Smtp-Source: AG47ELuxXTN1hf7j7/UT0qT+iLQBkIFe49f6hPx7iDY5K/zTyzItH1MmVOTOkZdxz/QWTHAtF5/n X-Received: by 2002:a17:902:d81:: with SMTP id 1-v6mr43855997plv.324.1522154298346; Tue, 27 Mar 2018 05:38:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1522154298; cv=none; d=google.com; s=arc-20160816; b=QEG2cybzj46eq6tVIufJj1LytJmOSeLera97xcfywHPJo1USEWsI81EcDa7ADaCy1y Sn96BtE3ubxKhvKrTJtaTa/8Rs6L4akOhnR2gLdtGe0iupcjYVS5cB+DOSszwghhNklU vslXQkkKEkulhmsKkq4VczG5ClR7C64t4VvQ0lkD0oVQTaKhDDEzNlEI/DmYuL9IruhX 9PqFNTUQbseveJb1wNnoHRZ0JAfUfW/5DS7o8ivDRT/DqkFuvMfhsvtiV6bPuEHl1Jag nGoXYyExh3RzmdoIY79cIuakpkX5mnIbiThD9PXyxAL3MsYbyixyqU97qNEQ7PC0c6+A HBcw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=kY0rCqwTIy7WTtAmf4tRqQ+6QpC1i3dBrcVHreSttvA=; b=Kd1oQMdh/DGiHqXnWgibZO6NV9EHst7MQmlcC5Bby8+6XzjcRA+FsDHOM5HYP9Tlul 2ZQCK6FYpGGRaXhccfJwnApxLmzhiQSPhgz5svurztqMGa/gOatRYyvgpbIVVVLlYrdh U9+PwlpuaxLzjEk5AaguJrj2A3iI6jA1cK247eyOsB2uR4zVyOWgtNUYWVaQhX6KR+gg qRqWgtdDSTqUHOoRoO2v04/yJVhSRS+vgOaCSzXP5B0Qz4tqFRea2ZZbvvIpehjDI7DK VWtc6QGi2L7+qdv9hrS5JF7LDSXkCX4OfH4jppxsU5m61VRWKnzjcliCBvZCwezMiPs/ Hxiw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t23-v6si1187594plo.637.2018.03.27.05.38.04; Tue, 27 Mar 2018 05:38:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752645AbeC0Mgi (ORCPT + 99 others); Tue, 27 Mar 2018 08:36:38 -0400 Received: from esa1.microchip.iphmx.com ([68.232.147.91]:53948 "EHLO esa1.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752069AbeC0Me4 (ORCPT ); Tue, 27 Mar 2018 08:34:56 -0400 X-IronPort-AV: E=Sophos;i="5.48,367,1517900400"; d="scan'208";a="13309093" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 27 Mar 2018 05:34:55 -0700 Received: from eh-station.microchip.com (10.10.76.4) by chn-sv-exch02.mchp-main.com (10.10.76.38) with Microsoft SMTP Server id 14.3.352.0; Tue, 27 Mar 2018 05:34:55 -0700 From: Eugen Hristev To: , , , , , , , , , CC: Eugen Hristev Subject: [PATCH v2 05/10] iio: adc: at91-sama5d2_adc: fix channel configuration for differential channels Date: Tue, 27 Mar 2018 15:32:38 +0300 Message-ID: <1522153963-1121-6-git-send-email-eugen.hristev@microchip.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1522153963-1121-1-git-send-email-eugen.hristev@microchip.com> References: <1522153963-1121-1-git-send-email-eugen.hristev@microchip.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org When iterating through the channels, the index in the array is not the scan index. Added an xlate function to translate to the proper index. This will be used also for devicetree channel xlate Signed-off-by: Eugen Hristev --- drivers/iio/adc/at91-sama5d2_adc.c | 41 ++++++++++++++++++++++++++++++++++---- 1 file changed, 37 insertions(+), 4 deletions(-) diff --git a/drivers/iio/adc/at91-sama5d2_adc.c b/drivers/iio/adc/at91-sama5d2_adc.c index 4eff835..8729d65 100644 --- a/drivers/iio/adc/at91-sama5d2_adc.c +++ b/drivers/iio/adc/at91-sama5d2_adc.c @@ -333,6 +333,27 @@ static const struct iio_chan_spec at91_adc_channels[] = { + AT91_SAMA5D2_DIFF_CHAN_CNT + 1), }; +static int at91_adc_chan_xlate(struct iio_dev *indio_dev, int chan) +{ + int i; + + for (i = 0; i < indio_dev->num_channels; i++) { + if (indio_dev->channels[i].scan_index == chan) + return i; + } + return -EINVAL; +} + +static inline struct iio_chan_spec const * +at91_adc_chan_get(struct iio_dev *indio_dev, int chan) +{ + int index = at91_adc_chan_xlate(indio_dev, chan); + + if (index < 0) + return NULL; + return indio_dev->channels + index; +} + static int at91_adc_configure_trigger(struct iio_trigger *trig, bool state) { struct iio_dev *indio = iio_trigger_get_drvdata(trig); @@ -350,8 +371,10 @@ static int at91_adc_configure_trigger(struct iio_trigger *trig, bool state) at91_adc_writel(st, AT91_SAMA5D2_TRGR, status); for_each_set_bit(bit, indio->active_scan_mask, indio->num_channels) { - struct iio_chan_spec const *chan = indio->channels + bit; + struct iio_chan_spec const *chan = at91_adc_chan_get(indio, bit); + if (!chan) + continue; if (state) { at91_adc_writel(st, AT91_SAMA5D2_CHER, BIT(chan->channel)); @@ -448,7 +471,11 @@ static int at91_adc_dma_start(struct iio_dev *indio_dev) for_each_set_bit(bit, indio_dev->active_scan_mask, indio_dev->num_channels) { - struct iio_chan_spec const *chan = indio_dev->channels + bit; + struct iio_chan_spec const *chan = + at91_adc_chan_get(indio_dev, bit); + + if (!chan) + continue; st->dma_st.rx_buf_sz += chan->scan_type.storagebits / 8; } @@ -526,8 +553,11 @@ static int at91_adc_buffer_predisable(struct iio_dev *indio_dev) */ for_each_set_bit(bit, indio_dev->active_scan_mask, indio_dev->num_channels) { - struct iio_chan_spec const *chan = indio_dev->channels + bit; + struct iio_chan_spec const *chan = + at91_adc_chan_get(indio_dev, bit); + if (!chan) + continue; if (st->dma_st.dma_chan) at91_adc_readl(st, chan->address); } @@ -587,8 +617,11 @@ static void at91_adc_trigger_handler_nodma(struct iio_dev *indio_dev, for_each_set_bit(bit, indio_dev->active_scan_mask, indio_dev->num_channels) { - struct iio_chan_spec const *chan = indio_dev->channels + bit; + struct iio_chan_spec const *chan = + at91_adc_chan_get(indio_dev, bit); + if (!chan) + continue; st->buffer[i] = at91_adc_readl(st, chan->address); i++; } -- 2.7.4