Received: by 10.213.65.68 with SMTP id h4csp337053imn; Wed, 28 Mar 2018 04:41:43 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/N3a0HgfrmXXtnhwiw9ohUo2HMvZgmwsfLWZLtFWH+ttyw6n0ta1VAR2oqSpMPpu9Uwl48 X-Received: by 10.99.109.142 with SMTP id i136mr2331199pgc.306.1522237303312; Wed, 28 Mar 2018 04:41:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1522237303; cv=none; d=google.com; s=arc-20160816; b=yHzRAjc4SXf72vnYvreiFYaMnC7xo684uLQR1y/YAe7AgiFkIX/lWpWNZ9vyBVKA2u ZqmIeBHYTCa8X2CV5jbOBbFMBe2R30jpox4PKKVLPAyZ/kPZyabID94/d0DRzDo4c0oe r4juAY5/TsMQ8JR8jmatm3xSVDBvtpy8PMyhKXbGSGyD64WDanGV1Kb//AjTAGfqH+hy AleXwc6I43OMJJ3nrBlgF+XbNnlU5CDDuvf2D2vEUEpZ0pf8611zgna+56ptUBlo8wit HPEts+iFtPoKFxrwLe2xRM/AYew2BSTwZV141mBfocF1auXKUjDWjLaj8xhwcUDwxKDs nRfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=LmC3ZkVclKQMuwfwJ85pzSgt3LzpB317ITsxFeTbqkQ=; b=h3ec/Hr08LbhgAiqIK+lD81EEddcm4H/m83bJddQJcXHjZhf6ds2RW3lmMEcVXLXBA lNCis+tXTWECWu1uzIOv7ltBGSFOqPPtS0IdXfnsAp4n+/GGHR8XEEBB4Nda3vnfqkny 3CuKrCBx/yF06vnMix+JZ1L/UPk5YdnmL5bme9DopQ/fYd1Y9womKQd9qk6XVEs4hBzu grQt7MFVcFmjsT+wgEsVFTPvRVEEZay1D7NhfvhWM4fFAZSpho3GRZSJh7mR1q5y49sd DKw9L9CbPewsBIG4C85Y6M86rrzw/VXfMhoHr3VRujVwS80iuIvDLrxtR7C4sc0TrDqp ZFRQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=synopsys.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z64si2374011pgb.183.2018.03.28.04.41.29; Wed, 28 Mar 2018 04:41:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=synopsys.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752859AbeC1Lj5 (ORCPT + 99 others); Wed, 28 Mar 2018 07:39:57 -0400 Received: from smtprelay2.synopsys.com ([198.182.60.111]:58236 "EHLO smtprelay.synopsys.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752129AbeC1Lio (ORCPT ); Wed, 28 Mar 2018 07:38:44 -0400 Received: from mailhost.synopsys.com (mailhost3.synopsys.com [10.12.238.238]) by smtprelay.synopsys.com (Postfix) with ESMTP id 4FE2D10C12D3; Wed, 28 Mar 2018 04:38:44 -0700 (PDT) Received: from mailhost.synopsys.com (localhost [127.0.0.1]) by mailhost.synopsys.com (Postfix) with ESMTP id 32BBA39B2; Wed, 28 Mar 2018 04:38:44 -0700 (PDT) Received: from pt02.synopsys.com (pt02.synopsys.com [10.107.23.240]) by mailhost.synopsys.com (Postfix) with ESMTP id EE4AC39AB; Wed, 28 Mar 2018 04:38:43 -0700 (PDT) Received: from UbuntuMate-64Bits.internal.synopsys.com (gustavo-e7480.internal.synopsys.com [10.107.25.102]) by pt02.synopsys.com (Postfix) with ESMTP id 94F7D3EC54; Wed, 28 Mar 2018 12:38:42 +0100 (WEST) From: Gustavo Pimentel To: bhelgaas@google.com, lorenzo.pieralisi@arm.com, Joao.Pinto@synopsys.com, jingoohan1@gmail.com, kishon@ti.com, robh+dt@kernel.org, mark.rutland@arm.com Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, gustavo.pimentel@synopsys.com Subject: [PATCH 5/8] PCI: dwc: designware: Define maximum number of vectors Date: Wed, 28 Mar 2018 12:38:35 +0100 Message-Id: X-Mailer: git-send-email 2.7.4 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Adds a callback that defines the maximum number of vectors that can be use by the Root Complex. Since this is a parameter associated to each SoC IP setting, makes sense to be configurable and easily visible to future modifications. The designware IP supports a maximum of 256 vectors. Signed-off-by: Gustavo Pimentel --- drivers/pci/dwc/pcie-designware-plat.c | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/pci/dwc/pcie-designware-plat.c b/drivers/pci/dwc/pcie-designware-plat.c index 921ab07..11271bb 100644 --- a/drivers/pci/dwc/pcie-designware-plat.c +++ b/drivers/pci/dwc/pcie-designware-plat.c @@ -48,8 +48,14 @@ static int dw_plat_pcie_host_init(struct pcie_port *pp) return 0; } +static void dw_plat_set_num_vectors(struct pcie_port *pp) +{ + pp->num_vectors = MAX_MSI_IRQS; +} + static const struct dw_pcie_host_ops dw_plat_pcie_host_ops = { .host_init = dw_plat_pcie_host_init, + .set_num_vectors = dw_plat_set_num_vectors, }; static int dw_plat_pcie_establish_link(struct dw_pcie *pci) -- 2.7.4