Received: by 10.213.65.68 with SMTP id h4csp614401imn; Wed, 28 Mar 2018 09:30:32 -0700 (PDT) X-Google-Smtp-Source: AIpwx49K2V8lTDEq6bJuHRHP68yeLh8GiD76ZRltKsG89TmEQ8etxEkM+SRFEunkJnfydBfCQS+0 X-Received: by 10.98.79.90 with SMTP id d87mr3532527pfb.41.1522254631975; Wed, 28 Mar 2018 09:30:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1522254631; cv=none; d=google.com; s=arc-20160816; b=bQShSt66Pess2LgJ+O99rroWYtNpk2Mc01wodSWP7WZpiXX21oWBtHW39st8oDNBsN Xy9yNgRXY3XFV451tk/0+fVV0rqg6DcFm04fMAB7NBe5WI2K3xTyznRVDs9CnW2SS1b6 DxTLSwSS6OQ//TPthJoF0/yYKX/D9oxlP2AiNEIaSaefveho2IKvONNI26p+iR7U8c4o hl/gZ2th8HrO4kkKemcp3J928GLUMpNYfgmS8ye33+aTw0n6XxvS5yI1ZLCnFqZySLDo q/jZdO8FM9HISjI/m5AAofGLKil2qKpdTEOf8/Wbz7ClOlq04ZkzciOn0ega+CSNkNa4 1kFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:references:in-reply-to:mime-version :dmarc-filter:arc-authentication-results; bh=puf1SOw9MSccmLyG5OkLhcnNnM003DuC/y8c+UIo8oo=; b=hboLgY7RZEU3n/z+r3qRSliudg3JiHaFP+b2WlUWasC3m1E4o2NHxqgr4qouYq35f0 SPb7AqwLoYi1pzOMZmPEIv6UNERyhoZyNOYwJzm4QKBSlToobDlpn5FPehsY7CxCbYCd RZmyR6HZjoxDP8Z2vBQ3N+B3gUfHrOgAr5tGKosZhYTahiaelr6x0DwzCzz8Ot/+DS3x bmlTv+5dHuIMjxy0vUEaw2aG93vbf5DhDQ+a4ccXlRMWz9MPp+Y2GVhpR5RGsuzH4hn5 NdX3F/pKn9dF1kFmpKFHKMZxLR9bn/e2EGmVqajJOB6Obd4CEgxU68PNrP4UvgCT2R/m pDxw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n34-v6si3724684pld.331.2018.03.28.09.30.17; Wed, 28 Mar 2018 09:30:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753040AbeC1Q3I convert rfc822-to-8bit (ORCPT + 99 others); Wed, 28 Mar 2018 12:29:08 -0400 Received: from mail.kernel.org ([198.145.29.99]:55052 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753054AbeC1Q3G (ORCPT ); Wed, 28 Mar 2018 12:29:06 -0400 Received: from mail-qt0-f182.google.com (mail-qt0-f182.google.com [209.85.216.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id B27332184A; Wed, 28 Mar 2018 16:29:05 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B27332184A Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=robh@kernel.org Received: by mail-qt0-f182.google.com with SMTP id s2so3191391qti.2; Wed, 28 Mar 2018 09:29:05 -0700 (PDT) X-Gm-Message-State: AElRT7FAiAMPPJalx8BiUlZC7h5M2/uuDHAnJ0CKW+jqsJKj0OuaZbHj YCTwbs4f3BwYez6n8uFy7wz/fNAHu1JPDhccrw== X-Received: by 10.200.58.167 with SMTP id x36mr6231605qte.11.1522254544797; Wed, 28 Mar 2018 09:29:04 -0700 (PDT) MIME-Version: 1.0 Received: by 10.12.213.166 with HTTP; Wed, 28 Mar 2018 09:28:44 -0700 (PDT) In-Reply-To: <3765e5a86b80b2a1888cabee623e5d0c@crapouillou.net> References: <20180110224838.16711-2-paul@crapouillou.net> <20180317232901.14129-1-paul@crapouillou.net> <20180317232901.14129-5-paul@crapouillou.net> <20180327144631.j2bugsjxulkv57ws@rob-hp-laptop> <3765e5a86b80b2a1888cabee623e5d0c@crapouillou.net> From: Rob Herring Date: Wed, 28 Mar 2018 11:28:44 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v4 4/8] dt-bindings: Add doc for the Ingenic TCU drivers To: Paul Cercueil Cc: Thomas Gleixner , Jason Cooper , Marc Zyngier , Lee Jones , Daniel Lezcano , Ralf Baechle , Jonathan Corbet , Mark Rutland , James Hogan , Maarten ter Huurne , linux-clk , devicetree@vger.kernel.org, "linux-kernel@vger.kernel.org" , Linux-MIPS , linux-doc@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Mar 28, 2018 at 10:33 AM, Paul Cercueil wrote: > Le 2018-03-27 16:46, Rob Herring a écrit : >> >> On Sun, Mar 18, 2018 at 12:28:57AM +0100, Paul Cercueil wrote: >>> >>> Add documentation about how to properly use the Ingenic TCU >>> (Timer/Counter Unit) drivers from devicetree. >>> >>> Signed-off-by: Paul Cercueil >>> --- >>> .../bindings/clock/ingenic,tcu-clocks.txt | 42 ++++++++++++++++ >>> .../bindings/interrupt-controller/ingenic,tcu.txt | 39 +++++++++++++++ >>> .../devicetree/bindings/mfd/ingenic,tcu.txt | 56 >>> ++++++++++++++++++++++ >>> .../devicetree/bindings/timer/ingenic,tcu.txt | 41 ++++++++++++++++ >>> 4 files changed, 178 insertions(+) >>> create mode 100644 >>> Documentation/devicetree/bindings/clock/ingenic,tcu-clocks.txt >>> create mode 100644 >>> Documentation/devicetree/bindings/interrupt-controller/ingenic,tcu.txt >>> create mode 100644 Documentation/devicetree/bindings/mfd/ingenic,tcu.txt >>> create mode 100644 >>> Documentation/devicetree/bindings/timer/ingenic,tcu.txt >>> >>> v4: New patch in this series. Corresponds to V2 patches 3-4-5 with >>> added content. >>> +/ { >>> + tcu: mfd@10002000 { >>> + compatible = "ingenic,tcu", "simple-mfd", "syscon"; >>> + reg = <0x10002000 0x1000>; >>> + #address-cells = <1>; >>> + #size-cells = <1>; >>> + ranges = <0x0 0x10002000 0x1000>; >>> + >>> + tcu_timer: timer@10 { >>> + compatible = "ingenic,jz4740-tcu"; >>> + reg = <0x10 0xff0>; >>> + >>> + clocks = <&tcu_clk 0>, <&tcu_clk 1>, <&tcu_clk >>> 2>, <&tcu_clk 3>, >>> + <&tcu_clk 4>, <&tcu_clk 5>, >>> <&tcu_clk 6>, <&tcu_clk 7>; >>> + clock-names = "timer0", "timer1", "timer2", >>> "timer3", >>> + "timer4", "timer5", >>> "timer6", "timer7"; >>> + >>> + interrupt-parent = <&tcu_irq>; >>> + interrupts = <0 1 2 3 4 5 6 7>; >> >> >> Thinking about this some more... You simply have 8 timers (and no other >> functions?) with some internal clock and irq controls for each timer. I >> don't think it really makes sense to create separate clock and irq >> drivers in that case. That would be like creating clock drivers for >> every clock divider in timers, pwms, uarts, etc. Unless the clocks get >> exposed to other parts of the system, then there is no point. > > > I have 8 timers with some internal clock and IRQ controls, that can be used > as PWM. Please include how you plan to do the PWM support too. I need a complete picture of the h/w, not piecemeal, evolving bindings. > But the TCU also controls the IRQ of the OS Timer (which is > separate), > as well as masking of the clocks for the OS timer and the watchdog. The OS timer and watchdog are different blocks outside the TCU? This doesn't seem to be the case based on the register definitions. > I thought having clean drivers for different frameworks working on the same > regmap was cleaner than having one big-ass driver handling everything. DT is not the only way to instantiate drivers and how one OS splits drivers should not define your DT binding. An MFD driver can create child devices and a single DT node can be a provider of multiple things. It is appropriate for an MFD to have child nodes primarily when the sub devices need their own resources defined as properties in DT or when the sub device is an IP block reused in multiple devices. Just to have a node per driver/provider is not what should drive the decision. Rob