Received: by 10.213.65.68 with SMTP id h4csp158667imn; Fri, 30 Mar 2018 03:04:08 -0700 (PDT) X-Google-Smtp-Source: AIpwx48Mlt4sdwhblRBpUqqr1VO1VXSDq83jGs14OU1y2dtl2FSr5aGwAMq3cy5ho9Lgpx4CBoRR X-Received: by 2002:a17:902:8508:: with SMTP id bj8-v6mr5704013plb.292.1522404248697; Fri, 30 Mar 2018 03:04:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1522404248; cv=none; d=google.com; s=arc-20160816; b=rbEcVSZ+OOBHXkYhy11ePgl258L1WXKcyRpdLO6fe1l1Fs8R2uzLmW43NDqLSY2iZE wl/ttnNuL+d7IN9XZD0/mCn6ZYsqjLNzESJw+c4s/Y3ZXNHzw+iOkgo7sUO1N63xNWeF moA9NSjcqQDLxxIqZuzOPQj+UxBZ6y1ksVLX507KDjBcdwBKZHhPm4Cw2RchatX5atJP Hlknmie6kRtNzcPvNN3dhYCdh6fu1Mnm/C6/WD9Dv5NGkRfSWHI/LxNuFb1o0VWsaelQ +qnl7w/2NTuQioWo3Ht4ZdINPtRZdQFHl/x/tObFCnfODQdCBOyk6JlDH6ed31us7Uvq Gi3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=Ic2HR/MACh3Sh0u+En5vy3BMVWOSnnD1XAqLPO4z2Hw=; b=ilFEcFymWDnvnhsAPL5fuJEZlXHFfkaU6byfBLySwKEhkjdQeuluBCH/nFPUS+SA4Y UEs8ounNk9EgqQCGPKwDuU9xSoKGhjk3rSPVDQS1uIeeCeb0fLf6QvW+9rIoJAifNtaL cR0ehQBkm1Sg1tUvD2cVcjGSpJrmh/myHUNPQeTmWtWow9wOnmNjjuUazl+2xLW0aCf6 w+okLCNESYzm2dW/Z93jZIbAzo8k+wfogsCu1F/2U8AWBm75Bwy86Xv/ZMgQx3IosIWW ojDLKqIgShirADKsrKwFzvjhlSbIr5LHKSjyNAMnru2XZ6dC5c+w4sMw03Xv/VD/dJIL qgEA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t13si5400861pgr.205.2018.03.30.03.03.54; Fri, 30 Mar 2018 03:04:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751431AbeC3KCo (ORCPT + 99 others); Fri, 30 Mar 2018 06:02:44 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:43861 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751215AbeC3KCk (ORCPT ); Fri, 30 Mar 2018 06:02:40 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w2U9xS5N009278; Fri, 30 Mar 2018 12:01:58 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2gwcpb8hux-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 30 Mar 2018 12:01:58 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 252A731; Fri, 30 Mar 2018 10:01:57 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node3.st.com [10.75.127.15]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id F0D2126B7; Fri, 30 Mar 2018 10:01:56 +0000 (GMT) Received: from localhost (10.75.127.50) by SFHDAG5NODE3.st.com (10.75.127.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 30 Mar 2018 12:01:56 +0200 From: Fabrice Gasnier To: , , CC: , , , , , , , , , , Subject: [PATCH v3 1/6] dt-bindings: mfd: stm32-timers: add support for dmas Date: Fri, 30 Mar 2018 12:01:19 +0200 Message-ID: <1522404084-24903-2-git-send-email-fabrice.gasnier@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1522404084-24903-1-git-send-email-fabrice.gasnier@st.com> References: <1522404084-24903-1-git-send-email-fabrice.gasnier@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.50] X-ClientProxiedBy: SFHDAG8NODE1.st.com (10.75.127.22) To SFHDAG5NODE3.st.com (10.75.127.15) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-03-30_04:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for DMAs to STM32 timers. STM32 Timers can support up to 7 dma requests: up to 4 channels, update, compare and trigger. DMAs may be used to transfer data from pwm capture for instance. DMA support is made optional, PWM capture support is also an option. This is much more wise system-wide to avoid shortage on DMA request lines as there's significant amount of timer instances that can request up to 7 channels. Signed-off-by: Fabrice Gasnier Reviewed-by: Rob Herring Reviewed-by: Benjamin Gaignard --- .../devicetree/bindings/mfd/stm32-timers.txt | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/Documentation/devicetree/bindings/mfd/stm32-timers.txt b/Documentation/devicetree/bindings/mfd/stm32-timers.txt index 1db6e00..0e900b5 100644 --- a/Documentation/devicetree/bindings/mfd/stm32-timers.txt +++ b/Documentation/devicetree/bindings/mfd/stm32-timers.txt @@ -19,6 +19,11 @@ Required parameters: Optional parameters: - resets: Phandle to the parent reset controller. See ../reset/st,stm32-rcc.txt +- dmas: List of phandle to dma channels that can be used for + this timer instance. There may be up to 7 dma channels. +- dma-names: List of dma names. Must match 'dmas' property. Valid + names are: "ch1", "ch2", "ch3", "ch4", "up", "trig", + "com". Optional subnodes: - pwm: See ../pwm/pwm-stm32.txt @@ -44,3 +49,18 @@ Example: reg = <0>; }; }; + +Example with all dmas: + timer@40010000 { + ... + dmas = <&dmamux1 11 0x400 0x0>, + <&dmamux1 12 0x400 0x0>, + <&dmamux1 13 0x400 0x0>, + <&dmamux1 14 0x400 0x0>, + <&dmamux1 15 0x400 0x0>, + <&dmamux1 16 0x400 0x0>, + <&dmamux1 17 0x400 0x0>; + dma-names = "ch1", "ch2", "ch3", "ch4", "up", "trig", "com"; + ... + child nodes... + }; -- 1.9.1