Received: by 10.213.65.68 with SMTP id h4csp391573imn; Fri, 30 Mar 2018 07:31:34 -0700 (PDT) X-Google-Smtp-Source: AIpwx49Q3HchOH1U4fG7YU2YBIAgBE3rMaKqLJq4Ga8g18VsVuS2EVmUXmFEeSkGJX2Fb+pEIflp X-Received: by 2002:a17:902:7102:: with SMTP id a2-v6mr13084544pll.87.1522420294404; Fri, 30 Mar 2018 07:31:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1522420294; cv=none; d=google.com; s=arc-20160816; b=f0ERa2P8CZWY0guC+4RLb1RIeSLszGuwjUkUzT6laK7+Ljtxew12908q5DW/PYgDs+ 6q3/zLkNQulF4/enWpS7CNxJehJRIAKHYxY9SWQJ7+36R0OakLgRDCTpS0osOnkEyny+ v9AMhaPVKtSKOswAG88YCBCGDrfhbRo1ouwoyTCBPAsBD2lybcoV/09Pgf5P0U/sbJnB 8ONaONe/si7Pfud8Qw/c4Kz1IaLqCXHJ0zXvUjphOOAx85Yfk5bHj7vYjQ5Gtf9RH3RJ yBSJvbejoD+aMieHjJyk3Xx50mVbAe/PwSZsTu98OOBhjPoN6LJPpOncrflCgi64FeyT +SoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dmarc-filter:dkim-signature :dkim-signature:arc-authentication-results; bh=yZsAlIPWW5+e66hTnhyH1IKIvrgx90SwY5DFJnzIPYM=; b=MPnuaqPIVy8273SAfXFH9kQ0+jlUPxcausEk5MicaBVZucA4ATqAjSIy0B1xgBVT7z movA32hZ4PvKto08DNgEE9EhgY8UvLf6am8okJotcXA9FyOkzolbzxMaAqRM1X8iw8v+ HjEVSOClgpepJ/M0Ok5hxfd8kJqK0fNQlDp6kP2955U+IcFje37SkeYIF8HmhKFJalob i9M6MtYok2atDWwcPgLh5V16Od3Ec+8yK148eV3h091C2fKlDZdOuOvYfzmVPIGDl7jO 0XMHeLlRL9bdOWQ3gnF9r10VseB8mWfOLDDqP28+OwuFP4To80WEXSiULN7EXB1HiXpn /3/Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=JLfAxOFV; dkim=pass header.i=@codeaurora.org header.s=default header.b=hspspHNS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m1si5689667pgm.413.2018.03.30.07.31.20; Fri, 30 Mar 2018 07:31:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=JLfAxOFV; dkim=pass header.i=@codeaurora.org header.s=default header.b=hspspHNS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751433AbeC3OaK (ORCPT + 99 others); Fri, 30 Mar 2018 10:30:10 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:45276 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751223AbeC3OaI (ORCPT ); Fri, 30 Mar 2018 10:30:08 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 7C76660C65; Fri, 30 Mar 2018 14:30:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1522420207; bh=KrL3rspnoXhFNfc6kJLCf/rGowwlDCfFnZzVO6i2oyc=; h=From:To:Cc:Subject:Date:From; b=JLfAxOFVh58y4RbdPbWhr4rW6lV5rzOYaXtWbBSTrMIgfUbYfvzxcl+o8XDU67lKV caO1RDa0ZNygJ5DJdQPBfARIXE/zCNa9z9CRg3GHkHJQCvCTsMfrs97PU+MxVlgyw3 5ze2hz0L5+WlpE0hpK1/5G8/bUKhlVA/lUDB8wcc= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from drakthul.qualcomm.com (global_nat1_iad_fw.qualcomm.com [129.46.232.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: okaya@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 0AF0760ACA; Fri, 30 Mar 2018 14:30:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1522420206; bh=KrL3rspnoXhFNfc6kJLCf/rGowwlDCfFnZzVO6i2oyc=; h=From:To:Cc:Subject:Date:From; b=hspspHNSGj9r9X3Y2IfK7lLH3Z8IId4v2qQ5PB2r6kx7UROD/O7pbRt6ozC0XHCmC YDlnGE+9tTYK5E8gJFthykWGfsWfiU9kNoRmFpQlEoCdxQau04Eb/hS1+rYjqo9b1y oGyLx1g3SbdvhoEslnJHuI+4cb6Llc5tP8B3CiYU= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 0AF0760ACA Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=okaya@codeaurora.org From: Sinan Kaya To: arnd@arndb.de, timur@codeaurora.org, sulrich@codeaurora.org Cc: linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Sinan Kaya , linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] io: prevent compiler reordering on the default writeX() implementation Date: Fri, 30 Mar 2018 10:29:58 -0400 Message-Id: <1522420199-23548-1-git-send-email-okaya@codeaurora.org> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The default implementation of mapping writeX() to __raw_writeX() is wrong. writeX() has stronger ordering semantics. Compiler is allowed to reorder __raw_writeX(). In the abscence of a write barrier or when using a strongly ordered architecture, writeX() should at least have a compiler barrier in it to prevent commpiler from clobbering the execution order. Signed-off-by: Sinan Kaya --- include/asm-generic/io.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/include/asm-generic/io.h b/include/asm-generic/io.h index b4531e3..fbbf2bb 100644 --- a/include/asm-generic/io.h +++ b/include/asm-generic/io.h @@ -153,6 +153,7 @@ static inline void writeb(u8 value, volatile void __iomem *addr) static inline void writew(u16 value, volatile void __iomem *addr) { __raw_writew(cpu_to_le16(value), addr); + barrier(); } #endif @@ -161,6 +162,7 @@ static inline void writew(u16 value, volatile void __iomem *addr) static inline void writel(u32 value, volatile void __iomem *addr) { __raw_writel(__cpu_to_le32(value), addr); + barrier(); } #endif @@ -170,6 +172,7 @@ static inline void writel(u32 value, volatile void __iomem *addr) static inline void writeq(u64 value, volatile void __iomem *addr) { __raw_writeq(__cpu_to_le64(value), addr); + barrier(); } #endif #endif /* CONFIG_64BIT */ -- 2.7.4