Received: by 10.213.65.68 with SMTP id h4csp573852imn; Fri, 6 Apr 2018 05:32:59 -0700 (PDT) X-Google-Smtp-Source: AIpwx4+mAL0prymtBBGk+dzhcQ4+jxOnP1TyFxfM0olDS2pJzRwo/Ij7zsJdx+mYBpSoKnd2mbcy X-Received: by 2002:a17:902:8304:: with SMTP id bd4-v6mr27194184plb.70.1523017979629; Fri, 06 Apr 2018 05:32:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523017979; cv=none; d=google.com; s=arc-20160816; b=WfF5fGN+A3cmhE7dks+93nRKwJsuM1C9FIJkaj65QxGPUyBWia77Gu6L+jWjsYvQ5g V/YVUPYTzo/DUKcLyQwQ1xJvoPfF9GS4sn+M/g6+z4RQiXJiCkA3USNxCsyuMuz8jukI wc+dpu2UR8onee6a68KJbYi9vhqN8X6lvLpRc7m+g7+a4VLRB+Q9hyaDNSzU+QFGxRlE 4SbM2MOzk/Q4226h3K3v8sx+uK6lNp9BJoN924f8eY9FRbGyzTBXk9jtdXzWT0FkF8/k ZcuUUVdlIGI8phZzCWAIeC5B44x1RqaOQbuWKuMz+Pjhi1yK19hOYhJOJ5sX5bg/SVuW 9wgQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date:arc-authentication-results; bh=Oov0v1tlTFXpbt/EwhfODkT0gDqQ1tec71RI0aBuX5c=; b=zodI5saG1628aWlzgvk16mDU/ComslpJ8mkgBQIUOBNNVkBH9S+4s2Mmk8/8gDa+3N Od0cehM/wkkIqaTyUi5g75/WreihvWqtHhcFHIHBwCu2pP7IS8E2OILYd7oKZnq/GOAb AGbBwdRJyxmU2sslRit+70+QSMeUsS4/RlcM461L+dju85YX6yKfNiei2k6uKDtH5I7q 7EGhlNmM2altR0UtE50A/ChYA0/VeYiB76c+JBpACyFRMU0okU9tv/EdIN79l7QZCW8v lXLmuhwlSgohz4SDlUcExy76dD+gmO0oE0ouVdz3/p7323Kznj55ZA5VJlnHJcPO/i/U dlmw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t135si7114494pgb.24.2018.04.06.05.32.45; Fri, 06 Apr 2018 05:32:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752282AbeDFMbh convert rfc822-to-8bit (ORCPT + 99 others); Fri, 6 Apr 2018 08:31:37 -0400 Received: from mail.bootlin.com ([62.4.15.54]:54544 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751974AbeDFMbf (ORCPT ); Fri, 6 Apr 2018 08:31:35 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id 2D4DF20764; Fri, 6 Apr 2018 14:31:34 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from xps13 (LStLambert-657-1-97-87.w90-63.abo.wanadoo.fr [90.63.216.87]) by mail.bootlin.com (Postfix) with ESMTPSA id C1D58203B0; Fri, 6 Apr 2018 14:31:33 +0200 (CEST) Date: Fri, 6 Apr 2018 14:31:33 +0200 From: Miquel Raynal To: Abhishek Sahu Cc: Boris Brezillon , Archit Taneja , Richard Weinberger , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Marek Vasut , linux-mtd@lists.infradead.org, Cyrille Pitchen , Andy Gross , Brian Norris , David Woodhouse Subject: Re: [PATCH 1/9] mtd: nand: qcom: use the ecc strength from device parameter Message-ID: <20180406143133.67f33d33@xps13> In-Reply-To: <1522845745-6624-2-git-send-email-absahu@codeaurora.org> References: <1522845745-6624-1-git-send-email-absahu@codeaurora.org> <1522845745-6624-2-git-send-email-absahu@codeaurora.org> Organization: Bootlin X-Mailer: Claws Mail 3.15.0-dirty (GTK+ 2.24.31; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Abhishek, On Wed, 4 Apr 2018 18:12:17 +0530, Abhishek Sahu wrote: > Currently the driver uses the ECC strength specified in > device tree. The ONFI or JEDEC device parameter page > contains the ‘ECC correctability’ field which indicates the > number of bits that the host should be able to correct per > 512 bytes of data. This is misleading. This field is not about the controller but rather the chip requirements in terms of minimal strength for nominal use. > The ecc correctability is assigned in > chip parameter during device probe time. QPIC/EBI2 NAND > supports 4/8-bit ecc correction. The Same kind of board > can have different NAND parts so use the ecc strength > from device parameter (if its non zero) instead of > device tree. That is not what you do. What you do is forcing the strength to be 8-bit per ECC chunk if the NAND chip requires at least 8-bit/chunk strength. The DT property is here to force a strength. Otherwise, Linux will propose to the NAND controller to use the minimum strength required by the chip (from either the ONFI/JEDEC parameter page or from a static table). IMHO, you have two solutions: 1/ Remove these properties from the board DT (breaks DT backward compatibility though); 2/ Create another DT for the board. However, there is something to do in this driver: the strength chosen should be limited to the controller capabilities (8-bit/512B if I understand correctly). In this case you have two options: either you limit the strength like the size [1] if (ecc->strength > 8); or you just limit the maximum strength to 8 like this [2] and the core will spawn a warning in the dmesg telling that the ECC strength used is below the NAND chip requirements. Thanks, Miquèl [1] https://elixir.bootlin.com/linux/latest/source/drivers/mtd/nand/qcom_nandc.c#L2332 [2] http://code.bulix.org/nyf63w-315268 > > Signed-off-by: Abhishek Sahu > --- > drivers/mtd/nand/qcom_nandc.c | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/drivers/mtd/nand/qcom_nandc.c b/drivers/mtd/nand/qcom_nandc.c > index 563b759..8dd40de 100644 > --- a/drivers/mtd/nand/qcom_nandc.c > +++ b/drivers/mtd/nand/qcom_nandc.c > @@ -2334,6 +2334,14 @@ static int qcom_nand_host_setup(struct qcom_nand_host *host) > return -EINVAL; > } > > + /* > + * Read the required ecc strength from NAND device and overwrite > + * the device tree ecc strength for devices which require > + * ecc correctability bits >= 8 > + */ > + if (chip->ecc_strength_ds >= 8) > + ecc->strength = 8; > + > wide_bus = chip->options & NAND_BUSWIDTH_16 ? true : false; > > if (ecc->strength >= 8) { -- Miquel Raynal, Bootlin (formerly Free Electrons) Embedded Linux and Kernel engineering https://bootlin.com