Received: by 10.213.65.68 with SMTP id h4csp776960imn; Fri, 6 Apr 2018 08:44:04 -0700 (PDT) X-Google-Smtp-Source: AIpwx4+IGFjC0EazuCzLscDdJfozaSihAX4Na0zlQmUrHafAqCiCdLOLS37+TUrKbvbtM9XMqMHS X-Received: by 2002:a17:902:9894:: with SMTP id s20-v6mr19971306plp.196.1523029444616; Fri, 06 Apr 2018 08:44:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523029444; cv=none; d=google.com; s=arc-20160816; b=rg/Of9/moLZfYpnQ0/SoAwBZcIjngGI4K59SNPrZTpo/EbYizFi8vhfh0BSJtSRw8+ qy3s50X0wRjeX8uGyX+Gbl/XsRob3uUq3/a987xP6DgvDEzQHUZ4otrkghLV7gkNf+ge shKw3Ik1LZ3yTn0s9mIs8VLhhkLtBC/5UzP0Cq3AOINhWfzYLE4dL9+shxGl73ycNTNI VL5al+2+YgHehgsqZe2Hs7ewp5ooxdc4Z9nvv0cf6DR/pLvM+7AamYsExGK+O8c4XxhF kcfOAoB4dxMpzM4GlLnZz7ZQ6SwNZrHv+W36UxIOBUIoJ7UiEteP2NVGtedEb/h7ztOz DWXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:organization:message-id:date:subject:cc:to :from:dkim-signature:arc-authentication-results; bh=2PDsXbJhHLiZY6XD915KyZPw8XzOx/tnqk1suWP0aFc=; b=Qdgqhzreds9VO02fN+STbgvW57K81XjzZ7xbAgtEWy2Hi1b7k5av8a4OoOIEaYT7kj EVzQCF7annJTU+m4TdJwSf9a+FtRYH+UNi70QlKiSBY5a9426or6bbEo6ozMxHaJ7sR0 N9qr61/8UXeEUCHeAVNE//gaTYrXmt3d6AfmDqmD18xfDeeIG3R3GPbu8QW1KmTORNkb Ts4ksybJCLQJ3V30u7fjN/momU5dS2Ss27zUCkhSbfV6ssH+dg4gkw/oKGo/3BUYFO2M 0wM2jgZche0b/13J3Et0LxaeIRIrZWRcFjDyk4gTfGtuI+IL47dE9hZz5bYHzJIi1ve6 OkFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=PrszTPzs; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m1-v6si8631119plk.577.2018.04.06.08.43.27; Fri, 06 Apr 2018 08:44:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=PrszTPzs; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751934AbeDFPkT (ORCPT + 99 others); Fri, 6 Apr 2018 11:40:19 -0400 Received: from galahad.ideasonboard.com ([185.26.127.97]:35356 "EHLO galahad.ideasonboard.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750815AbeDFPkR (ORCPT ); Fri, 6 Apr 2018 11:40:17 -0400 Received: from avalon.localnet (dfj612ybrt5fhg77mgycy-3.rev.dnainternet.fi [IPv6:2001:14ba:21f5:5b00:2e86:4862:ef6a:2804]) by galahad.ideasonboard.com (Postfix) with ESMTPSA id 0A36E20124; Fri, 6 Apr 2018 17:37:42 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ideasonboard.com; s=mail; t=1523029064; bh=jxnJ41dokhaCAjZ1Za5qbk6xDqkY9GYRvepsmxAKmUA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=PrszTPzsCKIsUxuqOa7HuoBgPxQYXojP3dRYPlLOAWaEwsWvfag6kkNouVC01CHtf B31LQNE6EU7bRQ+OzcFj6k/HDjLw5FMHBO3y5ntIB3cDFhGFQyibgQ77Ee1hcjJeD6 Ns8VNMiNr0lYmrb/rGUSzXS99sEjHLYwI56M63YI= From: Laurent Pinchart To: jacopo mondi Cc: Jacopo Mondi , architt@codeaurora.org, a.hajda@samsung.com, airlied@linux.ie, vladimir_zapolskiy@mentor.com, horms@verge.net.au, magnus.damm@gmail.com, geert@linux-m68k.org, niklas.soderlund@ragnatech.se, sergei.shtylyov@cogentembedded.com, robh+dt@kernel.org, mark.rutland@arm.com, dri-devel@lists.freedesktop.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mark Brown Subject: Re: [PATCH v7 1/2] dt-bindings: display: bridge: Document THC63LVD1024 LVDS decoder Date: Fri, 06 Apr 2018 18:40:14 +0300 Message-ID: <2441543.5xTHaLXzZ0@avalon> Organization: Ideas on Board Oy In-Reply-To: <20180406142558.GP20945@w540> References: <1523018517-24121-1-git-send-email-jacopo+renesas@jmondi.org> <1664336.M7KDjLhzuK@avalon> <20180406142558.GP20945@w540> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="iso-8859-1" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Jacopo, (CC'ing Mark Brown) On Friday, 6 April 2018 17:25:58 EEST jacopo mondi wrote: > On Fri, Apr 06, 2018 at 04:15:35PM +0300, Laurent Pinchart wrote: > > On Friday, 6 April 2018 15:41:56 EEST Jacopo Mondi wrote: > >> Document Thine THC63LVD1024 LVDS decoder device tree bindings. > >>=20 > >> Signed-off-by: Jacopo Mondi > >> Reviewed-by: Andrzej Hajda > >> Reviewed-by: Niklas S=F6derlund > >> Reviewed-by: Laurent Pinchart > >> --- > >>=20 > >> .../bindings/display/bridge/thine,thc63lvd1024.txt | 60 > >> +++++++++++++++++++ > >> 1 file changed, 60 insertions(+) > >> create mode 100644 > >>=20 > >> Documentation/devicetree/bindings/display/bridge/thine,thc63lvd1024.txt > >>=20 > >> diff --git > >> a/Documentation/devicetree/bindings/display/bridge/thine,thc63lvd1024.= tx > >> t > >> b/Documentation/devicetree/bindings/display/bridge/thine,thc63lvd1024.= tx > >> t > >> new file mode 100644 > >> index 0000000..1191f17 > >> --- /dev/null > >> +++ > >> b/Documentation/devicetree/bindings/display/bridge/thine,thc63lvd1024.= tx > >> t > >> @@ -0,0 +1,60 @@ > >> +Thine Electronics THC63LVD1024 LVDS decoder > >> +------------------------------------------- > >> + > >> +The THC63LVD1024 is a dual link LVDS receiver designed to convert LVDS > >> streams > >> +to parallel data outputs. The chip supports single/dual input/output > >> modes, > >> +handling up to two two input LVDS stream and up to two digital CMOS/T= TL > >=20 > > s/to two two/to two/ > > s/stream/streams/ > >=20 > >> outputs. > >> + > >> +Single or dual operation modes, output data mapping and DDR output > >> modes are > >> +configured through input signals and the chip does not expose any > >> control bus. > >> + > >> +Required properties: > >> +- compatible: Shall be "thine,thc63lvd1024" > >> + > >> +Optional properties: > >> +- vcc-supply: Power supply for TTL output, TTL CLOCKOUT signal, LVDS > >> input, > >> + PPL and digital circuitry > >> +- powerdown-gpios: Power down GPIO signal, pin name "/PDWN". Active l= ow > >> +- enable-gpios: Output enable GPIO signal, pin name "OE". Active high > >=20 > > As Rob mentioned in a reply to v6, we currently use "enable" as the > > inverse of "powerdown". I would call this one oe-gpios instead. Quoting > > Rob: > >=20 > > "Debating "oe" vs. "output-enable" is bikeshedding IMO. Anyone familiar > > with h/w design should recognize OE." >=20 > I got a different understanding of what Rob meant. I thought "anyone > familiar with h/w design should recognize OE" as that nobody would get > confused if a pin named OE in the chip manual is descibed by an > 'enable' property. >=20 > But as discussed offline, enable has probably to be used as the > opposite of powerdown for complete chip sleep, not just for output > pad. >=20 > Anyway, we spent enough time on naming issues, starting from my first > stupid 'pdwn' permutations then on this semi-standard names. >=20 > I'll send next version with 'powerdown-gpios' and 'oe-gpios' > properties hoping that would be finally accepted by everyone. I certainly won't complain (as long as you write pwdn instead of pdwn in th= e=20 driver :-)). > Same on the mandatory/optional VCC supply thing. Let's try to make > next version the final one. If the optional property with the dummy > regulator doesn't satisfy you and it is preferred to have a fixed-regulat= or > anyhow in DT I'll do in next version, othewise let's try not to change > it again. I'll just remark here that in the current Eagle design vcc is > connected to a power rail with no regulator at all :) I don't like the dummy regulator much, as it generates a dev_warn(), which= =20 makes me believe that it's a hack rather than a proper solution. You might= =20 want to ask Mark Brown for his opinion. > >> + > >> +The THC63LVD1024 video port connections are modeled according > >> +to OF graph bindings specified by Documentation/devicetree/bindings/ > >> graph.txt > >> + > >> +Required video port nodes: > >> +- port@0: First LVDS input port > >> +- port@2: First digital CMOS/TTL parallel output > >> + > >> +Optional video port nodes: > >> +- port@1: Second LVDS input port > >> +- port@3: Second digital CMOS/TTL parallel output > >> + > >> +Example: > >> +-------- > >> + > >> + thc63lvd1024: lvds-decoder { > >> + compatible =3D "thine,thc63lvd1024"; > >> + > >> + vcc-supply =3D <®_lvds_vcc>; > >> + powerdown-gpios =3D <&gpio4 15 GPIO_ACTIVE_LOW>; > >> + > >> + ports { > >> + #address-cells =3D <1>; > >> + #size-cells =3D <0>; > >> + > >> + port@0 { > >> + reg =3D <0>; > >> + > >> + lvds_dec_in_0: endpoint { > >> + remote-endpoint =3D <&lvds_out>; > >> + }; > >> + }; > >> + > >> + port@2{ > >> + reg =3D <2>; > >> + > >> + lvds_dec_out_2: endpoint { > >> + remote-endpoint =3D <&adv7511_in>; > >> + }; > >> + }; > >> + }; > >> + }; =2D-=20 Regards, Laurent Pinchart