Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Sasha Levin <Alexander.Levin@microsoft.com>
To:     "stable@vger.kernel.org" <stable@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
CC:     Jeffy Chen <jeffy.chen@rock-chips.com>,
        Mark Brown <broonie@kernel.org>,
        Sasha Levin <Alexander.Levin@microsoft.com>
Subject: [PATCH AUTOSEL for 4.9 166/293] spi: rockchip: Disable Runtime PM
 when chip select is asserted
Thread-Topic: [PATCH AUTOSEL for 4.9 166/293] spi: rockchip: Disable Runtime
 PM when chip select is asserted
Thread-Index: AQHTz5k0KqXsMfmBHkGW1fg4xq/13g==
Date:   Mon, 9 Apr 2018 00:25:04 +0000
Message-ID: <20180409002239.163177-166-alexander.levin@microsoft.com>
References: <20180409002239.163177-1-alexander.levin@microsoft.com>
In-Reply-To: <20180409002239.163177-1-alexander.levin@microsoft.com>
Accept-Language: en-US
Content-Language: en-US
received-spf: None (protection.outlook.com: microsoft.com does not designate
 permitted sender hosts)
spamdiagnosticoutput: 1:99
spamdiagnosticmetadata: NSPM
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 1cd13ae6-061c-4269-4d2a-08d59db1345e
X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Apr 2018 00:25:04.4720
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 72f988bf-86f1-41af-91ab-2d7cd011db47
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR2101MB0917
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Jeffy Chen <jeffy.chen@rock-chips.com>

[ Upstream commit aa099382ac0cda27e10fa8f45bf91edea0d1d35e ]

The rockchip spi would stop driving pins when runtime suspended, which
might break slave's xfer(for example cros_ec).

Since we have pullups on those pins, we only need to care about this
when the CS asserted.

So let's keep the spi alive when chip select is asserted.

Also use pm_runtime_put instead of pm_runtime_put_sync.

Suggested-by: Doug Anderson <dianders@chromium.org>
Signed-off-by: Jeffy Chen <jeffy.chen@rock-chips.com>
Reviewed-by: Douglas Anderson <dianders@chromium.org>
Signed-off-by: Mark Brown <broonie@kernel.org>
Signed-off-by: Sasha Levin <alexander.levin@microsoft.com>
---
 drivers/spi/spi-rockchip.c | 51 +++++++++++++++++++++++-------------------=
----
 1 file changed, 26 insertions(+), 25 deletions(-)

diff --git a/drivers/spi/spi-rockchip.c b/drivers/spi/spi-rockchip.c
index 0f89c2169c24..c3648397c082 100644
--- a/drivers/spi/spi-rockchip.c
+++ b/drivers/spi/spi-rockchip.c
@@ -24,6 +24,11 @@
=20
 #define DRIVER_NAME "rockchip-spi"
=20
+#define ROCKCHIP_SPI_CLR_BITS(reg, bits) \
+		writel_relaxed(readl_relaxed(reg) & ~(bits), reg)
+#define ROCKCHIP_SPI_SET_BITS(reg, bits) \
+		writel_relaxed(readl_relaxed(reg) | (bits), reg)
+
 /* SPI register offsets */
 #define ROCKCHIP_SPI_CTRLR0			0x0000
 #define ROCKCHIP_SPI_CTRLR1			0x0004
@@ -148,6 +153,8 @@
  */
 #define ROCKCHIP_SPI_MAX_TRANLEN		0xffff
=20
+#define ROCKCHIP_SPI_MAX_CS_NUM			2
+
 enum rockchip_ssi_type {
 	SSI_MOTO_SPI =3D 0,
 	SSI_TI_SSP,
@@ -192,6 +199,8 @@ struct rockchip_spi {
 	/* protect state */
 	spinlock_t lock;
=20
+	bool cs_asserted[ROCKCHIP_SPI_MAX_CS_NUM];
+
 	u32 use_dma;
 	struct sg_table tx_sg;
 	struct sg_table rx_sg;
@@ -263,37 +272,29 @@ static inline u32 rx_max(struct rockchip_spi *rs)
=20
 static void rockchip_spi_set_cs(struct spi_device *spi, bool enable)
 {
-	u32 ser;
 	struct spi_master *master =3D spi->master;
 	struct rockchip_spi *rs =3D spi_master_get_devdata(master);
+	bool cs_asserted =3D !enable;
=20
-	pm_runtime_get_sync(rs->dev);
+	/* Return immediately for no-op */
+	if (cs_asserted =3D=3D rs->cs_asserted[spi->chip_select])
+		return;
=20
-	ser =3D readl_relaxed(rs->regs + ROCKCHIP_SPI_SER) & SER_MASK;
+	if (cs_asserted) {
+		/* Keep things powered as long as CS is asserted */
+		pm_runtime_get_sync(rs->dev);
=20
-	/*
-	 * drivers/spi/spi.c:
-	 * static void spi_set_cs(struct spi_device *spi, bool enable)
-	 * {
-	 *		if (spi->mode & SPI_CS_HIGH)
-	 *			enable =3D !enable;
-	 *
-	 *		if (spi->cs_gpio >=3D 0)
-	 *			gpio_set_value(spi->cs_gpio, !enable);
-	 *		else if (spi->master->set_cs)
-	 *		spi->master->set_cs(spi, !enable);
-	 * }
-	 *
-	 * Note: enable(rockchip_spi_set_cs) =3D !enable(spi_set_cs)
-	 */
-	if (!enable)
-		ser |=3D 1 << spi->chip_select;
-	else
-		ser &=3D ~(1 << spi->chip_select);
+		ROCKCHIP_SPI_SET_BITS(rs->regs + ROCKCHIP_SPI_SER,
+				      BIT(spi->chip_select));
+	} else {
+		ROCKCHIP_SPI_CLR_BITS(rs->regs + ROCKCHIP_SPI_SER,
+				      BIT(spi->chip_select));
=20
-	writel_relaxed(ser, rs->regs + ROCKCHIP_SPI_SER);
+		/* Drop reference from when we first asserted CS */
+		pm_runtime_put(rs->dev);
+	}
=20
-	pm_runtime_put_sync(rs->dev);
+	rs->cs_asserted[spi->chip_select] =3D cs_asserted;
 }
=20
 static int rockchip_spi_prepare_message(struct spi_master *master,
@@ -738,7 +739,7 @@ static int rockchip_spi_probe(struct platform_device *p=
dev)
 	master->auto_runtime_pm =3D true;
 	master->bus_num =3D pdev->id;
 	master->mode_bits =3D SPI_CPOL | SPI_CPHA | SPI_LOOP;
-	master->num_chipselect =3D 2;
+	master->num_chipselect =3D ROCKCHIP_SPI_MAX_CS_NUM;
 	master->dev.of_node =3D pdev->dev.of_node;
 	master->bits_per_word_mask =3D SPI_BPW_MASK(16) | SPI_BPW_MASK(8);
=20
--=20
2.15.1