Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Sasha Levin <Alexander.Levin@microsoft.com>
To:     "stable@vger.kernel.org" <stable@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
CC:     Dmitry Osipenko <digetx@gmail.com>,
        Thierry Reding <treding@nvidia.com>,
        Sasha Levin <Alexander.Levin@microsoft.com>
Subject: [PATCH AUTOSEL for 4.9 079/293] drm/tegra: dc: Avoid reset asserts on
 Tegra20
Thread-Topic: [PATCH AUTOSEL for 4.9 079/293] drm/tegra: dc: Avoid reset
 asserts on Tegra20
Thread-Index: AQHTz5kLut1pB1vMx0mgTow+kJ0Jaw==
Date:   Mon, 9 Apr 2018 00:23:55 +0000
Message-ID: <20180409002239.163177-79-alexander.levin@microsoft.com>
References: <20180409002239.163177-1-alexander.levin@microsoft.com>
In-Reply-To: <20180409002239.163177-1-alexander.levin@microsoft.com>
Accept-Language: en-US
Content-Language: en-US
received-spf: None (protection.outlook.com: microsoft.com does not designate
 permitted sender hosts)
spamdiagnosticoutput: 1:99
spamdiagnosticmetadata: NSPM
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: ceca2d17-a039-467c-34b9-08d59db0d22b
X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Apr 2018 00:23:55.9562
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 72f988bf-86f1-41af-91ab-2d7cd011db47
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR2101MB0807
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Dmitry Osipenko <digetx@gmail.com>

[ Upstream commit 6ac1571b4c60cb73a1f174b15ea93f7e38d74a88 ]

Commit 33a8eb8d40ee ("drm/tegra: dc: Implement runtime PM") introduced
HW reset control. It causes a hang on Tegra20 if both display
controllers are utilized (RGB panel and HDMI). The TRM suggests that
each display controller has its own reset control, apparently it is not
correct.

Fixes: 33a8eb8d40ee ("drm/tegra: dc: Implement runtime PM")
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Reviewed-by: Erik Faye-Lund <kusmabite@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Sasha Levin <alexander.levin@microsoft.com>
---
 drivers/gpu/drm/tegra/dc.c | 30 +++++++++++++++++++++---------
 1 file changed, 21 insertions(+), 9 deletions(-)

diff --git a/drivers/gpu/drm/tegra/dc.c b/drivers/gpu/drm/tegra/dc.c
index 4010d69cbd08..e93cbe7e8f5c 100644
--- a/drivers/gpu/drm/tegra/dc.c
+++ b/drivers/gpu/drm/tegra/dc.c
@@ -30,6 +30,7 @@ struct tegra_dc_soc_info {
 	bool supports_block_linear;
 	unsigned int pitch_align;
 	bool has_powergate;
+	bool broken_reset;
 };
=20
 struct tegra_plane {
@@ -1847,6 +1848,7 @@ static const struct tegra_dc_soc_info tegra20_dc_soc_=
info =3D {
 	.supports_block_linear =3D false,
 	.pitch_align =3D 8,
 	.has_powergate =3D false,
+	.broken_reset =3D true,
 };
=20
 static const struct tegra_dc_soc_info tegra30_dc_soc_info =3D {
@@ -1856,6 +1858,7 @@ static const struct tegra_dc_soc_info tegra30_dc_soc_=
info =3D {
 	.supports_block_linear =3D false,
 	.pitch_align =3D 8,
 	.has_powergate =3D false,
+	.broken_reset =3D false,
 };
=20
 static const struct tegra_dc_soc_info tegra114_dc_soc_info =3D {
@@ -1865,6 +1868,7 @@ static const struct tegra_dc_soc_info tegra114_dc_soc=
_info =3D {
 	.supports_block_linear =3D false,
 	.pitch_align =3D 64,
 	.has_powergate =3D true,
+	.broken_reset =3D false,
 };
=20
 static const struct tegra_dc_soc_info tegra124_dc_soc_info =3D {
@@ -1874,6 +1878,7 @@ static const struct tegra_dc_soc_info tegra124_dc_soc=
_info =3D {
 	.supports_block_linear =3D true,
 	.pitch_align =3D 64,
 	.has_powergate =3D true,
+	.broken_reset =3D false,
 };
=20
 static const struct tegra_dc_soc_info tegra210_dc_soc_info =3D {
@@ -1883,6 +1888,7 @@ static const struct tegra_dc_soc_info tegra210_dc_soc=
_info =3D {
 	.supports_block_linear =3D true,
 	.pitch_align =3D 64,
 	.has_powergate =3D true,
+	.broken_reset =3D false,
 };
=20
 static const struct of_device_id tegra_dc_of_match[] =3D {
@@ -1980,7 +1986,8 @@ static int tegra_dc_probe(struct platform_device *pde=
v)
 		return PTR_ERR(dc->rst);
 	}
=20
-	reset_control_assert(dc->rst);
+	if (!dc->soc->broken_reset)
+		reset_control_assert(dc->rst);
=20
 	if (dc->soc->has_powergate) {
 		if (dc->pipe =3D=3D 0)
@@ -2054,10 +2061,12 @@ static int tegra_dc_suspend(struct device *dev)
 	struct tegra_dc *dc =3D dev_get_drvdata(dev);
 	int err;
=20
-	err =3D reset_control_assert(dc->rst);
-	if (err < 0) {
-		dev_err(dev, "failed to assert reset: %d\n", err);
-		return err;
+	if (!dc->soc->broken_reset) {
+		err =3D reset_control_assert(dc->rst);
+		if (err < 0) {
+			dev_err(dev, "failed to assert reset: %d\n", err);
+			return err;
+		}
 	}
=20
 	if (dc->soc->has_powergate)
@@ -2087,10 +2096,13 @@ static int tegra_dc_resume(struct device *dev)
 			return err;
 		}
=20
-		err =3D reset_control_deassert(dc->rst);
-		if (err < 0) {
-			dev_err(dev, "failed to deassert reset: %d\n", err);
-			return err;
+		if (!dc->soc->broken_reset) {
+			err =3D reset_control_deassert(dc->rst);
+			if (err < 0) {
+				dev_err(dev,
+					"failed to deassert reset: %d\n", err);
+				return err;
+			}
 		}
 	}
=20
--=20
2.15.1