Date: Sun, 17 Aug 2003 21:25:35 +0100
From: Jamie Lokier <jamie@shareable.org>
To: michaelc <michaelc@turbolinux.com.cn>
Cc: linux-kernel@vger.kernel.org
Subject: Re: about PENTIUM4 cache line
Message-ID: <20030817202534.GC3543@mail.jlokier.co.uk>
References: <865464921.20010309170338@turbolinux.com.cn>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <865464921.20010309170338@turbolinux.com.cn>
User-Agent: Mutt/1.4.1i
Sender: linux-kernel-owner@vger.kernel.org
Content-Length: 664
Lines: 17

michaelc wrote:
>      I read the Intel IA-32 developer's manual recently, and I found
>  the cache lines for L1 and L2 caches in Pentium4 are 64 bytes
>  wide, but the thing make me confused is that the default value
>  CONFIG_X86_L1_CACHE_SHIFT option in 2.4.x kernel is 7, why it's
>  not 6?   Any expanation about this would be appreciated!

I don't recall seeing an answer to this.
Was there one?

Cheers,
-- Jamie
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/