Received: by 10.213.65.68 with SMTP id h4csp2239918imn; Sun, 8 Apr 2018 23:19:01 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/hWoC1DQ65ohlWLiWTquFvX+xuT8Z1lXntMTmaugZko1FCewcw6sBqb1MGduaHzjT7T/JF X-Received: by 2002:a17:902:9305:: with SMTP id bc5-v6mr36790880plb.18.1523254741075; Sun, 08 Apr 2018 23:19:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523254741; cv=none; d=google.com; s=arc-20160816; b=EBudTpybaqyQaqlCLK+H4id5VGs792iRLwoQQ9UAxAB5gjgQY8eDGw3jAi1Lq08kEl EmImHg6ley+hK64F/0fq3fbNX/gFdhXViBXGOGTsKWzD9hgroHReNV5oCb/ws9C0fUh+ gTrDOKeRwn7QBzHG8XPbkAV6gvvS5EM9O1dlBCwhqjrp6yT5iLdmTd+koXiBa077+Yat FNAVv3wurTPk9/m0tzdwDeW9AcLHSHbIZKk8uzKAkeW/9U1yIdT0p3NxGgCFeY3Z5//i s4KeIFJvFh5k7OQmgrz/SbDr7I45RP9/aiRQ3gOTJiEYyqohp/iuTFpO7xd8+OhBHAkL NXlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=8QXDXoinCkPs+rvVJOad4CXWFeGl70V3QYXQaFZsjnE=; b=S2Xo9iLOG8A480FGN3Cu/rQHrupZWX5EuU8mzPysozvL7HBwMYHOKDBvv2AoiwmhWl uDmPX+MMAqUdpd6z91tJk88z1IcaqtuenjBPJj+gFul2z1ZioqdefMGW3BfIaNBPKIkx XiTxjOM20GwerHku3HS5xRtQ10BuRsG9IcmM6VSxqMebMbcImkRo1pESOm+n8g7sqooH 9f1JCe+Fs/yG63VXprWLiR0/xdSqHxSAAyxOtqL6VQeNm77VYH3h19tW+nP4guL2Kd5d 46tjGRbCK4rMBCenimcAmXwAdNy0qb90hHiW5l5no96KGyKy6NS8YYr8SBNK/jqvfsaH 99Tg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=L7FGz2H1; dkim=pass header.i=@codeaurora.org header.s=default header.b=aLyVJ/JB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p68si10668487pga.751.2018.04.08.23.18.24; Sun, 08 Apr 2018 23:19:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=L7FGz2H1; dkim=pass header.i=@codeaurora.org header.s=default header.b=aLyVJ/JB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751633AbeDIGPL (ORCPT + 99 others); Mon, 9 Apr 2018 02:15:11 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:55808 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750877AbeDIGPJ (ORCPT ); Mon, 9 Apr 2018 02:15:09 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 6349D60AE0; Mon, 9 Apr 2018 06:15:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1523254508; bh=sA6DUBr8M4pvZf2K2FcbOx+ieBoqOK7i0nxo8y4EVY8=; h=From:To:Cc:Subject:Date:From; b=L7FGz2H1uvMb/h8oeO/7a+iT9R869fkrHMgPsu5nZHiwYK2efAVYL2dQ5oeKRxrMY qMM6G6ckfOBQmTvpIOVedEWly6Tw7Z7BweBwyMeUoeOW5hsPOVQO8p86e91av56Pf6 qBQyi/WXeS86wdsblEE6QQDdmHInOkA9/pgi3ezo= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from anischal-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: anischal@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 70E5360386; Mon, 9 Apr 2018 06:15:01 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1523254507; bh=sA6DUBr8M4pvZf2K2FcbOx+ieBoqOK7i0nxo8y4EVY8=; h=From:To:Cc:Subject:Date:From; b=aLyVJ/JBjYrFufdAudjxdW6tGL6UULXvhF0kbav91v2OkAjs8IzgxL9nrUVfOxa4P b2bvLP4DYz7EVBQF71IRpSDoc+ZUq01DmSW9gy0V+G3W/Bb0QuBMUkZz713kOgaePN 9b13+ZUtwNM2GKF2HN//o56SOgu3TA1GYj57m5zc= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 70E5360386 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=anischal@codeaurora.org From: Amit Nischal To: Stephen Boyd , Michael Turquette Cc: Andy Gross , David Brown , Rajendra Nayak , Odelu Kukatla , Taniya Das , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Amit Nischal Subject: [PATCH v4 0/3] Misc patches to support clocks for SDM845 Date: Mon, 9 Apr 2018 11:44:50 +0530 Message-Id: <1523254493-5313-1-git-send-email-anischal@codeaurora.org> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes in v4: 1. Adressed review comments for v2 version of GCC driver for SDM845 https://lkml.org/lkml/2018/4/9/55. 2. The GCC clock driver(patch 3) depends upon the below patches related to GDSC operation and are under review. https://lkml.org/lkml/2018/4/2/142 Changes in v3: 1. Adressed review comments given for v2 series. 2. The GCC clock driver(patch 3) depends upon the below patches related to GDSC operation and are under review. https://lkml.org/lkml/2018/4/2/142 Changes in v2: Fixup for recalc_rate ops for clk_rcg2_shared_ops: There could be few scenarios where shared clocks are configured at rate other than CXO by boot. In those cases there would be a mismatch between the rate calculated by the recalc shared ops and the actual HW register configuration. Fix the same by adding an additional check to read current src from CFG register and make a decision based on that. Changes in v1: https://lkml.org/lkml/2018/1/31/209 This patch series does the miscellaneous changes to support clock nodes for SDM845. Below are the major changes for which the existing code does not have support. 1. Clear hardware clock control bit of RCGs where HW clock control bit is set by default so that software can control those root clocks. 2. Introduces clk_rcg2_shared_ops to support clock controller drivers for SDM845. With new shared ops, RCGs with shared branches will be configured to a safe source in disable path and actual RCG update configuration will be done in enable path instead of doing config update in set_rate. In set_rate(), just cache the rate instead of doing actual configuration update. Also each RCG in clock controller driver will have their own safe configuration frequency table to switch to safe frequency. 3. Add support for controlling Fabia PLL for which the support is not available in existing alpha PLL code. 4. Add Global Clock controller (GCC) driver for SDM845. This should allow most non-multimedia device drivers to probe and control their clocks. [v1] : https://lkml.org/lkml/2018/1/31/209 [v2] : https://lkml.org/lkml/2018/3/8/495 [v3] : https://www.spinics.net/lists/linux-arm-msm/msg35009.html Amit Nischal (2): clk: qcom: Clear hardware clock control bit of RCG clk: qcom: Configure the RCGs to a safe source as needed Taniya Das (1): clk: qcom: Add Global Clock controller (GCC) driver for SDM845 .../devicetree/bindings/clock/qcom,gcc.txt | 1 + drivers/clk/qcom/Kconfig | 9 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/clk-rcg.h | 7 +- drivers/clk/qcom/clk-rcg2.c | 176 +- drivers/clk/qcom/gcc-sdm845.c | 3546 ++++++++++++++++++++ include/dt-bindings/clock/qcom,gcc-sdm845.h | 242 ++ 7 files changed, 3979 insertions(+), 3 deletions(-) create mode 100644 drivers/clk/qcom/gcc-sdm845.c create mode 100644 include/dt-bindings/clock/qcom,gcc-sdm845.h -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation