Received: by 10.192.165.156 with SMTP id m28csp887471imm; Fri, 13 Apr 2018 09:29:31 -0700 (PDT) X-Google-Smtp-Source: AIpwx49Lh1+tHHCndpdcFzov/NZmyvX0JcxZLqvt9tddJsOldNMwuaN1YAnsYKu8xrv8G59eYBaV X-Received: by 2002:a17:902:6505:: with SMTP id b5-v6mr2827448plk.147.1523636971666; Fri, 13 Apr 2018 09:29:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523636971; cv=none; d=google.com; s=arc-20160816; b=as+26Q53P/mZnYYtjgt/GZdN9SnWcmwSLTF8KWJ4RvebMT34lbtBvsCYyLebqX7u/v qQg5/Cv64Wekv/awlKO2i3KowMV96ihfwgA4R5fcVXq9aaSdk3WzmyakvUnXQ49BUfU1 T2yWySAOzHR6r6cGYeYtI270wFlurlaa6HTLmKUrrKMjRL5M7Kp6Op9yC7aW7LEVyflB Ct92JFySDr2BX+djD96FMTi6u7JMAPUmbM6YJ87XPyotkruS25Huc82CP5h6xGohwhfO ClsEu8VcNb2l5jU8RVU/5XimZ6BwgdpP/wQLnl0pXU2e2yFnar4b27TOOEU2NFRjZivx wXWg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:message-id :in-reply-to:date:references:subject:cc:to:from :arc-authentication-results; bh=AzwsmOe9OKDdO1gE5v3OSY2kiRQEj8pd83x3KqgZhqY=; b=AscbyzbxA0cuLYrdSsRpnhEuf14aV465izRB/Ygvoovrj1xbmCwjdYli1T2JDyb7yY 4K7nnRPi0dhOp8yF3i/l6npe1g8Ww+wz8ui+rjFKR8l9G1kuz0V1Mb8zU08qxZfoO9t+ 4T98UBIuDmxiccphMtmf6x3wVQeV6LcjGB42aLlbiOwPkBFKzO2dP0qsijhVQEvUcKzf mfLwAKjVUMRtwX575QlfjiKHxljqatFgLmHH+q29/TXvjQDsHnIpHzkNWQpoxk/hnq5e zil3CuAtbsy7ug3go/wXhFLGvWDwH9JZe+PX6TBmaXBve0y9X4TrmTQJpdeLIzwovxyW Hyew== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q3-v6si5778220plb.39.2018.04.13.09.29.17; Fri, 13 Apr 2018 09:29:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752486AbeDMQ2B (ORCPT + 99 others); Fri, 13 Apr 2018 12:28:01 -0400 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:43948 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751123AbeDMQ2A (ORCPT ); Fri, 13 Apr 2018 12:28:00 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id CADB615B2; Fri, 13 Apr 2018 09:27:59 -0700 (PDT) Received: from localhost (e105922-lin.cambridge.arm.com [10.1.207.29]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6BA2C3F24A; Fri, 13 Apr 2018 09:27:59 -0700 (PDT) From: Punit Agrawal To: Suzuki K Poulose Cc: linux-arm-kernel@lists.infradead.org, ard.biesheuvel@linaro.org, kvm@vger.kernel.org, marc.zyngier@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, kristina.martsenko@arm.com, pbonzini@redhat.com, kvmarm@lists.cs.columbia.edu Subject: Re: [PATCH v2 14/17] kvm: arm64: Switch to per VM IPA limit References: <1522156531-28348-1-git-send-email-suzuki.poulose@arm.com> <1522156531-28348-15-git-send-email-suzuki.poulose@arm.com> Date: Fri, 13 Apr 2018 17:27:57 +0100 In-Reply-To: <1522156531-28348-15-git-send-email-suzuki.poulose@arm.com> (Suzuki K. Poulose's message of "Tue, 27 Mar 2018 14:15:24 +0100") Message-ID: <87muy7vzoy.fsf@e105922-lin.cambridge.arm.com> User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/25.2 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Suzuki, I haven't had a chance to look at the code but noticed one issue below. Suzuki K Poulose writes: > Now that we can manage the stage2 page table per VM, switch the > configuration details to per VM instance. We keep track of the > IPA bits, number of page table levels and the VTCR bits (which > depends on the IPA and the number of levels). While at it, remove > unused pgd_lock field from kvm_arch for arm64. > > Cc: Marc Zyngier > Cc: Christoffer Dall > Signed-off-by: Suzuki K Poulose > --- > arch/arm64/include/asm/kvm_host.h | 14 ++++++++++++-- > arch/arm64/include/asm/kvm_mmu.h | 11 +++++++++-- > arch/arm64/include/asm/stage2_pgtable.h | 1 - > arch/arm64/kvm/hyp/switch.c | 3 +-- > virt/kvm/arm/mmu.c | 4 ++++ > 5 files changed, 26 insertions(+), 7 deletions(-) > [...] > diff --git a/arch/arm64/include/asm/kvm_mmu.h b/arch/arm64/include/asm/kvm_mmu.h > index bb458bf..e86d7f4 100644 > --- a/arch/arm64/include/asm/kvm_mmu.h > +++ b/arch/arm64/include/asm/kvm_mmu.h > @@ -136,9 +136,10 @@ static inline unsigned long __kern_hyp_va(unsigned long v) > */ > #define KVM_PHYS_SHIFT (40) > > -#define kvm_phys_shift(kvm) KVM_PHYS_SHIFT > +#define kvm_phys_shift(kvm) (kvm->arch.phys_shift) > #define kvm_phys_size(kvm) (_AC(1, ULL) << kvm_phys_shift(kvm)) > #define kvm_phys_mask(kvm) (kvm_phys_size(kvm) - _AC(1, ULL)) > +#define kvm_stage2_levels(kvm) (kvm->arch.s2_levels) > > static inline bool kvm_page_empty(void *ptr) > { [...] > diff --git a/arch/arm64/include/asm/stage2_pgtable.h b/arch/arm64/include/asm/stage2_pgtable.h > index 33e8ebb..9b75b83 100644 > --- a/arch/arm64/include/asm/stage2_pgtable.h > +++ b/arch/arm64/include/asm/stage2_pgtable.h > @@ -44,7 +44,6 @@ > */ > #define __s2_pgd_ptrs(pa, lvls) (1 << ((pa) - pt_levels_pgdir_shift((lvls)))) > > -#define kvm_stage2_levels(kvm) stage2_pt_levels(kvm_phys_shift(kvm)) > #define stage2_pgdir_shift(kvm) \ > pt_levels_pgdir_shift(kvm_stage2_levels(kvm)) > #define stage2_pgdir_size(kvm) (_AC(1, UL) << stage2_pgdir_shift((kvm))) [...] > diff --git a/virt/kvm/arm/mmu.c b/virt/kvm/arm/mmu.c > index 7a264c6..746f38e 100644 > --- a/virt/kvm/arm/mmu.c > +++ b/virt/kvm/arm/mmu.c > @@ -753,6 +753,10 @@ int kvm_alloc_stage2_pgd(struct kvm *kvm) > return -EINVAL; > } > > + /* Make sure we have the stage2 configured for this VM */ > + if (WARN_ON(!kvm_stage2_levels(kvm))) > + return -EINVAL; > + This hunk breaks the 32-bit build as kvm_stag2_levels() isn't defined on arm. Thanks, Punit > /* Allocate the HW PGD, making sure that each page gets its own refcount */ > pgd = alloc_pages_exact(stage2_pgd_size(kvm), GFP_KERNEL | __GFP_ZERO); > if (!pgd)