Received: by 10.192.165.156 with SMTP id m28csp896227imm; Fri, 13 Apr 2018 09:38:39 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/DRW7YCqv1Pls2Usihqh4uIEbZWqi5EAv1dV8GRkOx8vuLySBsgANxxcF6nT2w9fNQ8Pat X-Received: by 10.98.236.220 with SMTP id e89mr12063736pfm.173.1523637519081; Fri, 13 Apr 2018 09:38:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523637519; cv=none; d=google.com; s=arc-20160816; b=xL783G5yvZoCBsT8Ac0Lys6FWmw8dtpK8lnFtHdkyVp3z7b5DZE2a7gKhKd9XUzb2o grrxCNI/oVBL9ugjrPGqd1y5FGoji4sZQv4vndhnL10Sgu23W75Oma7VzlKUiDqYWNwb tGTFfUn5e5v2AWDMn/vYeBe9P45k45DxJpvwZzKbJKCqbWGEHZnjMc6blRggSqOC0Q62 N6Xw1zAWITmj7byGMpl7YgE445Yj3NDzCcocpP4sIlLkmpS3fcphMTEVcQnuCSJTmno9 c5C2CxiQd1pXzirscDDiUmYQVmVtxkaFegW/+ZKfcLLNSqCMWcA62xmTAv7vpRe0WDwG 4uoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=B6huTDr3VzebMzsRTaOpTA5bBdYqm0chL7tpEa9I0s0=; b=DvhzNASGEhIT7voOLKpEWG/ZpeBTGMAE0NmyEpoiGBfR7mh9O+Abz5c0Pq1L6h/FQK fyvGrIYU8ELIRpGoed0EbhyM7XCeUvIUbzozixVNXA8T0zP7uvKlxlJWoYfVGyEQ7Dgs HixSEN2h5BYmUQeJHaTVhzXA2D5cTNT93sRENT7zbphf3F90Q3dNQBaJrKUPvXkb9Uhp 7cI8bM8tbJj5IbjPzUn0MqsDu5f5nbLZDW/lZ4nGf/L4t6AEL3YSikxsnE0YHLgDIuV1 +bt/+wo/00if+00u5RURlnlo25cKKikeP3Id/JuFRP3ID0mwYfJrtTljDFpTjPabLh8U ZkdQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@apm.com header.s=apm header.b=fmeC8IQY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=apm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f8si4264091pgo.689.2018.04.13.09.38.24; Fri, 13 Apr 2018 09:38:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@apm.com header.s=apm header.b=fmeC8IQY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=apm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752840AbeDMQhC (ORCPT + 99 others); Fri, 13 Apr 2018 12:37:02 -0400 Received: from mail-it0-f65.google.com ([209.85.214.65]:53968 "EHLO mail-it0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751961AbeDMQg7 (ORCPT ); Fri, 13 Apr 2018 12:36:59 -0400 Received: by mail-it0-f65.google.com with SMTP id m134-v6so3947363itb.3 for ; Fri, 13 Apr 2018 09:36:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=apm.com; s=apm; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=B6huTDr3VzebMzsRTaOpTA5bBdYqm0chL7tpEa9I0s0=; b=fmeC8IQYgtmH8pEISizR0w88TTcdZ7AlPsHikcnrLKLUga4WMA+cq0khmHBTDUagyq OhY8qms2vh16ysFbJDFtWZFnZxFVswAMy/rKoFrp/67zw+/0rhYeQP+WKJKAdgdmAybr BYZVT7A5gvsI/Oo8xR3gabjyS+8qcZl+C5Jsg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=B6huTDr3VzebMzsRTaOpTA5bBdYqm0chL7tpEa9I0s0=; b=lyWnJNzyvfObV3yP5DE7jOnqpSZfAZeoMU12NFRoCATSf6cZnpkhkIx/F9kBvhLEJ8 TLipb+1KH/6ctgI+xL1gdc6/izvj/Lrg+HeuhvVA7b3q8ok9jYpPG6rszWdfeKXYFVgV kBfOXs1hibnrQuaL2UUmoHVBERznEmKGKlo+AzzK25V7lJKZ48Ir7KPz2tFCD89RTqBo Ic23P/VFMwn/45IagNSV6lfmpRHXUlit0l9xFdTVH5NYkWHs9newrch64dUd8Mx/cShQ x/+WXmjS2/CK5x06E2CDvJ7x8SRlP2C91nog8pEUpuMGd9pjbGGJsUnA3izabPsY8wWs e4mg== X-Gm-Message-State: ALQs6tBEdNwmlVsC6pVxol8oNMC4KZFzLvabb88Zval6TXa9eZHk6Mdg XhRhiUcXngllPwsIk8UrI6Qxq99HRrf3cYSlHAzhgw== X-Received: by 2002:a24:a382:: with SMTP id p124-v6mr6205720ite.126.1523637418151; Fri, 13 Apr 2018 09:36:58 -0700 (PDT) MIME-Version: 1.0 Received: by 10.107.128.205 with HTTP; Fri, 13 Apr 2018 09:36:57 -0700 (PDT) In-Reply-To: <1523609472-4481-1-git-send-email-phil.edworthy@renesas.com> References: <1523609472-4481-1-git-send-email-phil.edworthy@renesas.com> From: Hoan Tran Date: Fri, 13 Apr 2018 09:36:57 -0700 Message-ID: Subject: Re: [PATCH v3] gpio: dwapb: Add support for 1 interrupt per port A GPIO To: Phil Edworthy Cc: Linus Walleij , Rob Herring , Mark Rutland , Lee Jones , Andy Shevchenko , Michel Pollet , linux-gpio@vger.kernel.org, Devicetree List , linux-renesas-soc@vger.kernel.org, lkml Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Phil, On Fri, Apr 13, 2018 at 1:51 AM, Phil Edworthy wrote: > The DesignWare GPIO IP can be configured for either 1 interrupt or 1 > per GPIO in port A, but the driver currently only supports 1 interrupt. > See the DesignWare DW_apb_gpio Databook description of the > 'GPIO_INTR_IO' parameter. > > This change allows the driver to work with up to 32 interrupts, it will > get as many interrupts as specified in the DT 'interrupts' property. > It doesn't do anything clever with the different interrupts, it just calls > the same handler used for single interrupt hardware. > > Signed-off-by: Phil Edworthy > --- > One point to mention is that I have made it possible for users to have > unconncted interrupts by specifying holes in the list of interrupts. This is > done by supporting the interrupts-extended DT prop. > However, I have no use for this and had to hack some test case for this. > Perhaps the driver should support 1 interrupt or all GPIOa as interrupts? > > v3: > - Rolled mfd: intel_quark_i2c_gpio fix into this patch to avoid bisect problems > v2: > - Replaced interrupt-mask DT prop with support for the interrupts-extended > prop. This means replacing the call to irq_of_parse_and_map() with calls > to of_irq_parse_one() and irq_create_of_mapping(). > > Note: There are a few *code* lines over 80 chars, but this is just guidance, > right? Especially as there are already some lines over 80 chars. > --- > .../devicetree/bindings/gpio/snps-dwapb-gpio.txt | 9 ++++- > drivers/gpio/gpio-dwapb.c | 43 +++++++++++++++++----- > drivers/mfd/intel_quark_i2c_gpio.c | 3 +- > include/linux/platform_data/gpio-dwapb.h | 3 +- > 4 files changed, 45 insertions(+), 13 deletions(-) > > diff --git a/Documentation/devicetree/bindings/gpio/snps-dwapb-gpio.txt b/Documentation/devicetree/bindings/gpio/snps-dwapb-gpio.txt > index 4a75da7..3c1118b 100644 > --- a/Documentation/devicetree/bindings/gpio/snps-dwapb-gpio.txt > +++ b/Documentation/devicetree/bindings/gpio/snps-dwapb-gpio.txt > @@ -26,8 +26,13 @@ controller. > the second encodes the triger flags encoded as described in > Documentation/devicetree/bindings/interrupt-controller/interrupts.txt > - interrupt-parent : The parent interrupt controller. > -- interrupts : The interrupt to the parent controller raised when GPIOs > - generate the interrupts. > +- interrupts : The interrupts to the parent controller raised when GPIOs > + generate the interrupts. If the controller provides one combined interrupt > + for all GPIOs, specify a single interrupt. If the controller provides one > + interrupt for each GPIO, provide a list of interrupts that correspond to each > + of the GPIO pins. When specifying multiple interrupts, if any are unconnected, > + use the interrupts-extended property to specify the interrupts and set the > + interrupt controller handle for unused interrupts to 0. > - snps,nr-gpios : The number of pins in the port, a single cell. > - resets : Reset line for the controller. > > diff --git a/drivers/gpio/gpio-dwapb.c b/drivers/gpio/gpio-dwapb.c > index 226977f..3273504 100644 > --- a/drivers/gpio/gpio-dwapb.c > +++ b/drivers/gpio/gpio-dwapb.c > @@ -441,14 +441,19 @@ static void dwapb_configure_irqs(struct dwapb_gpio *gpio, > irq_gc->chip_types[1].handler = handle_edge_irq; > > if (!pp->irq_shared) { > - irq_set_chained_handler_and_data(pp->irq, dwapb_irq_handler, > - gpio); > + int i; > + > + for (i = 0; i < pp->ngpio; i++) { > + if (pp->irq[i]) > + irq_set_chained_handler_and_data(pp->irq[i], > + dwapb_irq_handler, gpio); > + } > } else { > /* > * Request a shared IRQ since where MFD would have devices > * using the same irq pin > */ > - err = devm_request_irq(gpio->dev, pp->irq, > + err = devm_request_irq(gpio->dev, pp->irq[0], > dwapb_irq_handler_mfd, > IRQF_SHARED, "gpio-dwapb-mfd", gpio); > if (err) { > @@ -524,7 +529,7 @@ static int dwapb_gpio_add_port(struct dwapb_gpio *gpio, > if (pp->idx == 0) > port->gc.set_config = dwapb_gpio_set_config; > > - if (pp->irq) > + if (pp->has_irq) > dwapb_configure_irqs(gpio, port, pp); > > err = gpiochip_add_data(&port->gc, port); > @@ -535,7 +540,7 @@ static int dwapb_gpio_add_port(struct dwapb_gpio *gpio, > port->is_registered = true; > > /* Add GPIO-signaled ACPI event support */ > - if (pp->irq) > + if (pp->has_irq) > acpi_gpiochip_request_interrupts(&port->gc); > > return err; > @@ -601,13 +606,33 @@ dwapb_gpio_get_pdata(struct device *dev) > if (dev->of_node && pp->idx == 0 && > fwnode_property_read_bool(fwnode, > "interrupt-controller")) { > - pp->irq = irq_of_parse_and_map(to_of_node(fwnode), 0); > - if (!pp->irq) > + struct device_node *np = to_of_node(fwnode); > + struct of_phandle_args oirq; > + unsigned int j; > + > + /* > + * The IP has configuration options to allow a single > + * combined interrupt or one per gpio. If one per gpio, > + * some might not be used. > + */ > + for (j = 0; j < pp->ngpio; j++) { > + if (of_irq_parse_one(np, j, &oirq)) > + continue; > + > + pp->irq[j] = irq_create_of_mapping(&oirq); > + if (pp->irq[j]) > + pp->has_irq = true; > + } > + > + if (!pp->has_irq) > dev_warn(dev, "no irq for port%d\n", pp->idx); > } > > - if (has_acpi_companion(dev) && pp->idx == 0) > - pp->irq = platform_get_irq(to_platform_device(dev), 0); > + if (has_acpi_companion(dev) && pp->idx == 0) { > + pp->irq[0] = platform_get_irq(to_platform_device(dev), 0); > + if (pp->irq[0]) > + pp->has_irq = true; > + } It doesn't work for ACPI. Could you do the same logic for ACPI? Thanks Hoan > > pp->irq_shared = false; > pp->gpio_base = -1; > diff --git a/drivers/mfd/intel_quark_i2c_gpio.c b/drivers/mfd/intel_quark_i2c_gpio.c > index 90e35de..5bddb84 100644 > --- a/drivers/mfd/intel_quark_i2c_gpio.c > +++ b/drivers/mfd/intel_quark_i2c_gpio.c > @@ -233,7 +233,8 @@ static int intel_quark_gpio_setup(struct pci_dev *pdev, struct mfd_cell *cell) > pdata->properties->idx = 0; > pdata->properties->ngpio = INTEL_QUARK_MFD_NGPIO; > pdata->properties->gpio_base = INTEL_QUARK_MFD_GPIO_BASE; > - pdata->properties->irq = pdev->irq; > + pdata->properties->irq[0] = pdev->irq; > + pdata->properties->has_irq = true; > pdata->properties->irq_shared = true; > > cell->platform_data = pdata; > diff --git a/include/linux/platform_data/gpio-dwapb.h b/include/linux/platform_data/gpio-dwapb.h > index 2dc7f4a..5a52d69 100644 > --- a/include/linux/platform_data/gpio-dwapb.h > +++ b/include/linux/platform_data/gpio-dwapb.h > @@ -19,7 +19,8 @@ struct dwapb_port_property { > unsigned int idx; > unsigned int ngpio; > unsigned int gpio_base; > - unsigned int irq; > + unsigned int irq[32]; > + bool has_irq; > bool irq_shared; > }; > > -- > 2.7.4 >