Received: by 10.192.165.156 with SMTP id m28csp1084087imm; Mon, 16 Apr 2018 13:52:39 -0700 (PDT) X-Google-Smtp-Source: AIpwx4+MziKZVXDqsg4dtVzebUcDIFiB0kBB1LpiZQogfrdauKuToBpt92fpOrQcum2N7/owaJ0v X-Received: by 2002:a17:902:bd4a:: with SMTP id b10-v6mr16822826plx.271.1523911959652; Mon, 16 Apr 2018 13:52:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523911959; cv=none; d=google.com; s=arc-20160816; b=U3JFQxQaRcQVLR34qYF7OKFT1+HVCKTp/AkAjsWe2n8CYblSYEVYWdXWdGrxj8IF8J EcJDXuZ+eJeZ5V+DxlU3AubAwckdQYtq9cwQHI1UpVic75FoJJ0NHlfBFkaCNgk0LUto KcSUaCTYWgitQVVR1vBpAvMGoa1QqtNsDje6DSO/rvhcfcOSho7SPE5lxnfUHxXzX+JK wKnzMJWvWERSuQBcYePtxBqT9oECItqm3BdNb1UHHb1De7O0uT9V2sXI8JR90HrkS3h4 NNhAThl9yHuq5Izs7P3jyTcDMoqVUiafkSfu3f2esQAG7Erc8mvbQlG9V4vfsRN0d8k7 COEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:message-id:references :in-reply-to:subject:cc:to:from:date:content-transfer-encoding :mime-version:dkim-signature:dkim-signature :arc-authentication-results; bh=qam5UDwl6FU07s50RhYRN6EN0nkJNvOC9I3pw6N4A0w=; b=e7aFwyaMaYtFpHismdGpljECBBn7TXtDhiAWAtkz6w5lm0gSuPW7iCorT/ahMjMqno 3r7CPFlkYqyHf/KIctKsX7jdMpB7Sxtdt1UIxGRYb9wlhSZzvK7iPD2z9pW3o/Y+Vjyy +F7vT5xLNsyQDmuLqIquV7lU/ayHD8iKMurnxy+hsnZ8XyGTY8EClPkl05GzWgqZKAov eKhKsZ0kYc7w9HMMAKkoCF5RYcmQGXpgZPMHal8RHQkvwwp1kyuUSHt+S+7JrO+8U2M0 5u+BgaZ/4PgM9OR4T3O0dH7h1TX1E3ZxHNnIi8pkTAz3vGIjmUX2XGnfGXuTu2OPGTCl dzZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=dhD829gS; dkim=pass header.i=@codeaurora.org header.s=default header.b=Utp/6vVr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 92-v6si12640629pli.455.2018.04.16.13.52.24; Mon, 16 Apr 2018 13:52:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=dhD829gS; dkim=pass header.i=@codeaurora.org header.s=default header.b=Utp/6vVr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752078AbeDPUvC (ORCPT + 99 others); Mon, 16 Apr 2018 16:51:02 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:51468 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751107AbeDPUvA (ORCPT ); Mon, 16 Apr 2018 16:51:00 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 3773F6072E; Mon, 16 Apr 2018 20:51:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1523911860; bh=rAvfJwihRs7Q4Og//HRAKdNCwjlgM7pb9B6nBG7st3c=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=dhD829gStbODfokzDvyQ098OVNaY79XdheJwUJfD344BowQ96Fp5VbQPgZ8E2DIwo WgkPZfr5vKVlqRurOF6y7FqdQ2XujIDjya9eF2n9YCr3xvnVCsSQZyylCoykT6b+9M v3LKL5sWqIYRhe2yB5eXzlVM+JJZnkQEnRiA9VW8= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.codeaurora.org (Postfix) with ESMTP id 06BEC6071A; Mon, 16 Apr 2018 20:50:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1523911859; bh=rAvfJwihRs7Q4Og//HRAKdNCwjlgM7pb9B6nBG7st3c=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=Utp/6vVrkHyZr+4DBNw4apskRnrIeSZxm15rYdqVZIcQWC5FyzDS6NBb0EUCfIT36 xHYVEC5BAzUq7GNLNTJVxfhwe5EOZ2yejYjw+5vqb8GIVqloe5B//NXijQJajGvnlI JjRkRQGKSzpIoNKby6oTlyelfPw2TmTcxjbV7TuU= MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Mon, 16 Apr 2018 13:50:58 -0700 From: rishabhb@codeaurora.org To: Evan Green Cc: linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm@lists.infradead.org, linux-kernel@vger.kernel.org, tsoni@codeaurora.org, kyan@codeaurora.org, ckadabi@codeaurora.org, stanimir.varbanov@linaro.org Subject: Re: [PATCH v4 2/2] drivers: soc: Add LLCC driver In-Reply-To: References: <1523390893-10904-1-git-send-email-rishabhb@codeaurora.org> <1523390893-10904-3-git-send-email-rishabhb@codeaurora.org> Message-ID: X-Sender: rishabhb@codeaurora.org User-Agent: Roundcube Webmail/1.2.5 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2018-04-16 10:14, Evan Green wrote: > On Fri, Apr 13, 2018 at 4:08 PM wrote: > >> On 2018-04-12 15:02, Evan Green wrote: >> > Hi Rishabh, >> > >> > On Tue, Apr 10, 2018 at 1:09 PM Rishabh Bhatnagar >> > >> > wrote: >> > >> >> LLCC (Last Level Cache Controller) provides additional cache memory >> >> in the system. LLCC is partitioned into multiple slices and each >> >> slice gets its own priority, size, ID and other config parameters. >> >> LLCC driver programs these parameters for each slice. Clients that >> >> are assigned to use LLCC need to get information such size & ID of the >> >> slice they get and activate or deactivate the slice as needed. LLCC >> >> driver >> >> provides API for the clients to perform these operations. >> > >> >> Signed-off-by: Channagoud Kadabi >> >> Signed-off-by: Rishabh Bhatnagar >> >> --- >> >> drivers/soc/qcom/Kconfig | 17 ++ >> >> drivers/soc/qcom/Makefile | 2 + >> >> drivers/soc/qcom/llcc-sdm845.c | 110 ++++++++++ >> >> drivers/soc/qcom/llcc-slice.c | 404 >> > +++++++++++++++++++++++++++++++++++++ >> >> include/linux/soc/qcom/llcc-qcom.h | 168 +++++++++++++++ >> >> 5 files changed, 701 insertions(+) >> >> create mode 100644 drivers/soc/qcom/llcc-sdm845.c >> >> create mode 100644 drivers/soc/qcom/llcc-slice.c >> >> create mode 100644 include/linux/soc/qcom/llcc-qcom.h >> > >> > [...] >> >> diff --git a/drivers/soc/qcom/llcc-sdm845.c >> > b/drivers/soc/qcom/llcc-sdm845.c >> >> new file mode 100644 >> >> index 0000000..619b226 >> >> --- /dev/null >> >> +++ b/drivers/soc/qcom/llcc-sdm845.c >> >> @@ -0,0 +1,110 @@ >> >> +// SPDX-License-Identifier: GPL-2.0 >> >> +/* >> >> + * Copyright (c) 2017-2018, The Linux Foundation. All rights >> >> reserved. >> >> + * >> >> + */ >> >> + >> >> +#include >> >> +#include >> >> +#include >> >> +#include >> >> +#include >> >> + >> >> +/* >> >> + * SCT(System Cache Table) entry contains of the following parameters >> > >> > contains the following members: >> > >> >> + * name: Name of the client's use case for which the llcc slice is >> >> used >> >> + * uid: Unique id for the client's use case >> > >> > s/uid/usecase_id/ >> > >> >> + * slice_id: llcc slice id for each client >> >> + * max_cap: The maximum capacity of the cache slice provided in KB >> >> + * priority: Priority of the client used to select victim line for >> > replacement >> >> + * fixed_size: Determine if the slice has a fixed capacity >> > >> > "Boolean indicating if the slice has a fixed capacity" might be better >> > >> >> diff --git a/drivers/soc/qcom/llcc-slice.c >> >> b/drivers/soc/qcom/llcc-slice.c >> >> new file mode 100644 >> >> index 0000000..67a81b0 >> >> --- /dev/null >> >> +++ b/drivers/soc/qcom/llcc-slice.c >> > ... >> >> +static int llcc_update_act_ctrl(struct llcc_drv_data *drv, u32 sid, >> >> + u32 act_ctrl_reg_val, u32 status) >> >> +{ >> >> + u32 act_ctrl_reg; >> >> + u32 status_reg; >> >> + u32 slice_status; >> >> + int ret = 0; >> >> + >> >> + act_ctrl_reg = drv->bcast_off + LLCC_TRP_ACT_CTRLn(sid); >> >> + status_reg = drv->bcast_off + LLCC_TRP_STATUSn(sid); >> >> + >> >> + /*Set the ACTIVE trigger*/ >> > >> > Add spaces around /* */ >> > >> >> + act_ctrl_reg_val |= ACT_CTRL_ACT_TRIG; >> >> + ret = regmap_write(drv->regmap, act_ctrl_reg, >> >> act_ctrl_reg_val); >> >> + if (ret) >> >> + return ret; >> >> + >> >> + /* Clear the ACTIVE trigger */ >> >> + act_ctrl_reg_val &= ~ACT_CTRL_ACT_TRIG; >> >> + ret = regmap_write(drv->regmap, act_ctrl_reg, >> >> act_ctrl_reg_val); >> >> + if (ret) >> >> + return ret; >> >> + >> >> + ret = regmap_read_poll_timeout(drv->regmap, status_reg, >> > slice_status, >> >> + !(slice_status & status), 0, >> > LLCC_STATUS_READ_DELAY); >> >> + return ret; >> >> +} >> >> + >> >> +/** >> >> + * llcc_slice_activate - Activate the llcc slice >> >> + * @desc: Pointer to llcc slice descriptor >> >> + * >> >> + * A value zero will be returned on success and a negative errno will >> > >> > a value of zero >> > >> >> + * be returned in error cases >> >> + */ >> >> +int llcc_slice_activate(struct llcc_slice_desc *desc) >> >> +{ >> >> + int ret; >> >> + u32 act_ctrl_val; >> >> + struct llcc_drv_data *drv; >> >> + >> >> + if (desc == NULL) >> >> + return -EINVAL; >> > >> > I think we can remove this check, right? >> > >> >> + >> >> + drv = dev_get_drvdata(desc->dev); >> >> + if (!drv) >> >> + return -EINVAL; >> >> + >> >> + mutex_lock(&drv->lock); >> >> + if (test_bit(desc->slice_id, drv->bitmap)) { >> >> + mutex_unlock(&drv->lock); >> >> + return 0; >> >> + } >> >> + >> >> + act_ctrl_val = ACT_CTRL_OPCODE_ACTIVATE << >> >> ACT_CTRL_OPCODE_SHIFT; >> >> + >> >> + ret = llcc_update_act_ctrl(drv, desc->slice_id, act_ctrl_val, >> >> + DEACTIVATE); >> >> + >> >> + __set_bit(desc->slice_id, drv->bitmap); >> >> + mutex_unlock(&drv->lock); >> >> + >> >> + return ret; >> >> +} >> >> +EXPORT_SYMBOL_GPL(llcc_slice_activate); >> >> + >> >> +/** >> >> + * llcc_slice_deactivate - Deactivate the llcc slice >> >> + * @desc: Pointer to llcc slice descriptor >> >> + * >> >> + * A value zero will be returned on success and a negative errno will >> >> + * be returned in error cases >> >> + */ >> >> +int llcc_slice_deactivate(struct llcc_slice_desc *desc) >> >> +{ >> >> + u32 act_ctrl_val; >> >> + int ret; >> >> + struct llcc_drv_data *drv; >> >> + >> >> + if (desc == NULL) >> >> + return -EINVAL; >> >> + >> >> + drv = dev_get_drvdata(desc->dev); >> >> + if (!drv) >> >> + return -EINVAL; >> >> + >> >> + mutex_lock(&drv->lock); >> >> + if (!test_bit(desc->slice_id, drv->bitmap)) { >> >> + mutex_unlock(&drv->lock); >> >> + return 0; >> >> + } >> >> + act_ctrl_val = ACT_CTRL_OPCODE_DEACTIVATE << >> > ACT_CTRL_OPCODE_SHIFT; >> >> + >> >> + ret = llcc_update_act_ctrl(drv, desc->slice_id, act_ctrl_val, >> >> + ACTIVATE); >> >> + >> >> + __clear_bit(desc->slice_id, drv->bitmap); >> >> + mutex_unlock(&drv->lock); >> >> + >> >> + return ret; >> >> +} >> >> +EXPORT_SYMBOL_GPL(llcc_slice_deactivate); >> >> + >> >> +/** >> >> + * llcc_get_slice_id - return the slice id >> >> + * @desc: Pointer to llcc slice descriptor >> >> + * >> >> + * A positive value will be returned on success and a negative errno >> >> will >> >> + * be returned on error >> >> + */ >> >> +int llcc_get_slice_id(struct llcc_slice_desc *desc) >> >> +{ >> >> + if (!desc) >> >> + return -EINVAL; >> > >> > Can we remove this check too? >> > >> We need this check and the following one to protect against the >> null pointer access which might happen if client doesn't get >> the descriptor before accessing size and slice_id. > > Is this just to protect against errors made during development, or is > there > an expected code path through which this might actually happen? If it's > just to protect against developer error, then based on other feedback > I've > seen on these lists, the null pointer dereference is preferred, and we > should remove this check. If it's an actual expected flow, then I guess > clients will call llcc_slice_getd(), see the ERR_PTR(-ENOENT), > transform > that into NULL, and then call these other functions anyway? > Yes, this is just to protect against development error. I will remove the check here and above. -Rishabh