Received: by 10.192.165.156 with SMTP id m28csp291907imm; Tue, 17 Apr 2018 10:11:11 -0700 (PDT) X-Google-Smtp-Source: AIpwx4+qFNwfhs7thisQRt2A2Mn7s7mt3A6Y0MVJbMZyMNaN43YdV80k/qYwlJm7l5/Rhk7MaHIx X-Received: by 2002:a17:902:bf08:: with SMTP id bi8-v6mr2797443plb.149.1523985071578; Tue, 17 Apr 2018 10:11:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1523985071; cv=none; d=google.com; s=arc-20160816; b=dpIui/2bntF0xXzba0OMt4ROVfQuaXGX0wYAv1ItGJJxDPqVERd/Hi/I0zv/FWU99w cr1YOgyBzzVzbbk5KRAWnZ1lnJ7aSrLWTSrcchK45nLzGQZir5TglI2lOI2wAYhF0T56 gtrlH9dMnnsEttLk11UA6uXEVOlhzNq2n/DoVPGbv6DDHDR+9uuk4ic41BlVdDX5IBjc Hq20D8AZyvyWie2LqWB6IfqBgSZkah86eEBRV7HAY7NaH3oX75CTvdzZmgwZzMUXZyBk EFdLxu+Xge+ospDOhF0r6rSMEfQF50EbcFqUzIsOu/PuZWRMsDYOiMpGaPgp/BqYydYH LhdQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=wg/XItSVVQgnaS3l5wjf79H5qXR/1/veE7vTIGsOp0I=; b=REQ2dVaGum9HEmb9Zcz8b7rC5bv2Enc2FXNWwxKPmCZ1zFmdq3E6rTQf9KE0s+eJ0K +4vElg8woFCdOTLOctmD7YrYfekOlkx24bd5H1aCVp2Dhqcz2FtkOPDrviBqze02urm4 lNwG6ScdjWcujhEajYkEODdc8M/PnrD58AXMXPnwn4HPqPRPiYX1FUtRUxU8IfNjU5yy pFJpzp3cSvPZ5D6eznSvMBrwIP9LzKoAkWe+wiHbxU2SI55/V9/vqgms5kbPNrbTl+1v CoItK3KLPQQ+qBCZ2T2Lh8EKj2tQSNOVSDKX5DRN2xC2vErlRQ/dhXW2NTid+gS+eJdo tk+Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v72si1510723pfa.59.2018.04.17.10.10.56; Tue, 17 Apr 2018 10:11:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753262AbeDQQAg (ORCPT + 99 others); Tue, 17 Apr 2018 12:00:36 -0400 Received: from mail.linuxfoundation.org ([140.211.169.12]:60124 "EHLO mail.linuxfoundation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753205AbeDQQAc (ORCPT ); Tue, 17 Apr 2018 12:00:32 -0400 Received: from localhost (unknown [46.44.180.42]) by mail.linuxfoundation.org (Postfix) with ESMTPSA id 14293DB8; Tue, 17 Apr 2018 16:00:31 +0000 (UTC) From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Adrian Suhov , Chris Valean , Dexuan Cui , Lorenzo Pieralisi , Michael Kelley , Haiyang Zhang , Stephen Hemminger , "K. Y. Srinivasan" , Vitaly Kuznetsov , Jack Morgenstein Subject: [PATCH 4.16 20/68] PCI: hv: Fix 2 hang issues in hv_compose_msi_msg() Date: Tue, 17 Apr 2018 17:57:33 +0200 Message-Id: <20180417155750.160812585@linuxfoundation.org> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180417155749.341779147@linuxfoundation.org> References: <20180417155749.341779147@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.16-stable review patch. If anyone has any objections, please let me know. ------------------ From: Dexuan Cui commit de0aa7b2f97d348ba7d1e17a00744c989baa0cb6 upstream. 1. With the patch "x86/vector/msi: Switch to global reservation mode", the recent v4.15 and newer kernels always hang for 1-vCPU Hyper-V VM with SR-IOV. This is because when we reach hv_compose_msi_msg() by request_irq() -> request_threaded_irq() ->__setup_irq()->irq_startup() -> __irq_startup() -> irq_domain_activate_irq() -> ... -> msi_domain_activate() -> ... -> hv_compose_msi_msg(), local irq is disabled in __setup_irq(). Note: when we reach hv_compose_msi_msg() by another code path: pci_enable_msix_range() -> ... -> irq_domain_activate_irq() -> ... -> hv_compose_msi_msg(), local irq is not disabled. hv_compose_msi_msg() depends on an interrupt from the host. With interrupts disabled, a UP VM always hangs in the busy loop in the function, because the interrupt callback hv_pci_onchannelcallback() can not be called. We can do nothing but work it around by polling the channel. This is ugly, but we don't have any other choice. 2. If the host is ejecting the VF device before we reach hv_compose_msi_msg(), in a UP VM, we can hang in hv_compose_msi_msg() forever, because at this time the host doesn't respond to the CREATE_INTERRUPT request. This issue exists the first day the pci-hyperv driver appears in the kernel. Luckily, this can also by worked around by polling the channel for the PCI_EJECT message and hpdev->state, and by checking the PCI vendor ID. Note: actually the above 2 issues also happen to a SMP VM, if "hbus->hdev->channel->target_cpu == smp_processor_id()" is true. Fixes: 4900be83602b ("x86/vector/msi: Switch to global reservation mode") Tested-by: Adrian Suhov Tested-by: Chris Valean Signed-off-by: Dexuan Cui Signed-off-by: Lorenzo Pieralisi Reviewed-by: Michael Kelley Acked-by: Haiyang Zhang Cc: Cc: Stephen Hemminger Cc: K. Y. Srinivasan Cc: Vitaly Kuznetsov Cc: Jack Morgenstein Signed-off-by: Greg Kroah-Hartman --- drivers/pci/host/pci-hyperv.c | 58 +++++++++++++++++++++++++++++++++++++++++- 1 file changed, 57 insertions(+), 1 deletion(-) --- a/drivers/pci/host/pci-hyperv.c +++ b/drivers/pci/host/pci-hyperv.c @@ -521,6 +521,8 @@ struct hv_pci_compl { s32 completion_status; }; +static void hv_pci_onchannelcallback(void *context); + /** * hv_pci_generic_compl() - Invoked for a completion packet * @context: Set up by the sender of the packet. @@ -665,6 +667,31 @@ static void _hv_pcifront_read_config(str } } +static u16 hv_pcifront_get_vendor_id(struct hv_pci_dev *hpdev) +{ + u16 ret; + unsigned long flags; + void __iomem *addr = hpdev->hbus->cfg_addr + CFG_PAGE_OFFSET + + PCI_VENDOR_ID; + + spin_lock_irqsave(&hpdev->hbus->config_lock, flags); + + /* Choose the function to be read. (See comment above) */ + writel(hpdev->desc.win_slot.slot, hpdev->hbus->cfg_addr); + /* Make sure the function was chosen before we start reading. */ + mb(); + /* Read from that function's config space. */ + ret = readw(addr); + /* + * mb() is not required here, because the spin_unlock_irqrestore() + * is a barrier. + */ + + spin_unlock_irqrestore(&hpdev->hbus->config_lock, flags); + + return ret; +} + /** * _hv_pcifront_write_config() - Internal PCI config write * @hpdev: The PCI driver's representation of the device @@ -1107,8 +1134,37 @@ static void hv_compose_msi_msg(struct ir * Since this function is called with IRQ locks held, can't * do normal wait for completion; instead poll. */ - while (!try_wait_for_completion(&comp.comp_pkt.host_event)) + while (!try_wait_for_completion(&comp.comp_pkt.host_event)) { + /* 0xFFFF means an invalid PCI VENDOR ID. */ + if (hv_pcifront_get_vendor_id(hpdev) == 0xFFFF) { + dev_err_once(&hbus->hdev->device, + "the device has gone\n"); + goto free_int_desc; + } + + /* + * When the higher level interrupt code calls us with + * interrupt disabled, we must poll the channel by calling + * the channel callback directly when channel->target_cpu is + * the current CPU. When the higher level interrupt code + * calls us with interrupt enabled, let's add the + * local_bh_disable()/enable() to avoid race. + */ + local_bh_disable(); + + if (hbus->hdev->channel->target_cpu == smp_processor_id()) + hv_pci_onchannelcallback(hbus); + + local_bh_enable(); + + if (hpdev->state == hv_pcichild_ejecting) { + dev_err_once(&hbus->hdev->device, + "the device is being ejected\n"); + goto free_int_desc; + } + udelay(100); + } if (comp.comp_pkt.completion_status < 0) { dev_err(&hbus->hdev->device,