Received: by 10.192.165.148 with SMTP id m20csp441121imm; Fri, 20 Apr 2018 09:10:21 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/dC9RQtoWSLxvcTqEins/y5CmOocKtiS4J/KKDa/1ECRLSQ9h4DdndLUf/GApyA9DUeZHQ X-Received: by 10.99.2.199 with SMTP id 190mr9268786pgc.11.1524240621353; Fri, 20 Apr 2018 09:10:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524240621; cv=none; d=google.com; s=arc-20160816; b=GBYK/NipLhfimg+aQIuWTT+DQbuU+3jOnC+YAUxaMLr07SHlFIeQjODjZXt/1ggE3Q 7wMpcR8dbHJOfV6EqwqL205unOBSkhd2Ys8mwf2uyqHU06stT1Ec5qDp8D5ybVt7NyzD NwWo1Hi6jlduhj8iTu/pg6d40O+xpM9YrWvtVkdNmCC4r9ilv3mTr3SoZZ+1oWAR0eX2 zz/5z27vsuqmZswVIT1ffJ82mR7FxHNn1u4y1I5oX30jO6OPNqiehxaHHggsamciJ8ia iAtYAQ3WRk6hnQnW67ZXHtMv6o+tUHCqNDXnYR16ywpz8/8Ku7U6+++H/UHDT61ZLugW utvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=Y5Secme1PlxLkBvDn2VRW2ajopIxLjZLUua6NIOyyHw=; b=iXSPtA9xImDTLHbC4v9yGPR7uv/eMRGpNW7ZtzmLzubP8Pb6XCO6HH96Z2L9kvwIAv AhSA5TGNGoWpARZW6tfDYRWDx+AftTH8BGIxFj6LzFB0oiyqo8jXZqQijtIQfYAwFmrX 5Medcr/Im0xYy9tkxGzQtbkG8m1Lzxq8owBi8t+E7mc7exdU0BPjvBgPWp4XmEO+X71M KoROCGKH3Tyce3zADCa0d/NzD0Ur6gotB0nc0GoTSSB5SyAi+6sSPaTyMSsQkDmCU9pl M1rrEJW7iqx0PQ+RicJngSjDNen2+YNdnZHWSArrzZvAdUb4k86F8du9ONgQsDLxBar1 bImg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=U9fY1THk; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r129si5843214pfc.202.2018.04.20.09.10.06; Fri, 20 Apr 2018 09:10:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=U9fY1THk; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751182AbeDTQIz (ORCPT + 99 others); Fri, 20 Apr 2018 12:08:55 -0400 Received: from mail-ot0-f169.google.com ([74.125.82.169]:32905 "EHLO mail-ot0-f169.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750715AbeDTQIx (ORCPT ); Fri, 20 Apr 2018 12:08:53 -0400 Received: by mail-ot0-f169.google.com with SMTP id w2-v6so10173113otj.0; Fri, 20 Apr 2018 09:08:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=Y5Secme1PlxLkBvDn2VRW2ajopIxLjZLUua6NIOyyHw=; b=U9fY1THkJzvo+rmacNU5et76CdBNQCi8awRe+k00dsbVDYlTcg1Lg9kd3liDvhnEgB 0yWc10GDGbOWelvRcRkgsBXhIT5vgd8yl73/XPSwZ1bBFgF03BFeK6A9AWw9exYH/bdN pNS+KAHjgdesiJ1ak8k86o6GnjFmFLbv3IYddgdmMtE7N4dE6va2XjqGKOxkGsO6cMhp lqggWyvI9GVnEj2krfAvko6nH75Mfq6fBcX9K5b6p+TrYLjY7Cf1l1u+85IQu39vgo7H TUzY3zrwVTVcHLZmVD5XhLkiJwy5wm7b3eYZqFWruCYAAk9Ir/L5PTFq079FksIxMcqo gEbw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=Y5Secme1PlxLkBvDn2VRW2ajopIxLjZLUua6NIOyyHw=; b=Ei5KUNiVzoKStiV29B3rhq569MCe+Lv7b/udMlA64S5rb8+AHlNlrpqJs/NhdyhcMm nfLC9I8VfGXACrjg0UF2SSiKukcnBrcgebVGaLwUJqqyfO5oVSCLCQuDZ6fR1pU2VF8M J0QaTUIjL8LSdPTWow8Pf7Nv6HCzyuUuBHdcHGsSgCQ/VsB296FndCZTwYc9FtB/QfGl Mwf0ZJbe2cPdCEwLJFHdTHXb/XDT/NTdxhIVKybSsD6VeCbWTvuuzUgZXzC2UQI53O22 nHPUIX2nAiNSLJCm7Hl7Mp+vLYdbqWKSP7L7+hV1MaHJ7/QLpVAlZMtd6ANPyQF+Oaq5 CJtQ== X-Gm-Message-State: ALQs6tDLwUkwS0XFupXgQNBWXpnLyXBgQIho7LGG1LJs+/+l3hAP78K8 u/9n4+O1YjuxxicwrcLVuF6YYtCUzUptRJG/75s= X-Received: by 2002:a9d:7014:: with SMTP id k20-v6mr7495303otj.56.1524240532485; Fri, 20 Apr 2018 09:08:52 -0700 (PDT) MIME-Version: 1.0 Received: by 10.201.52.1 with HTTP; Fri, 20 Apr 2018 09:08:51 -0700 (PDT) In-Reply-To: <20180420180839-mutt-send-email-mst@kernel.org> References: <20180315183449.3102.64791.stgit@localhost.localdomain> <20180315184132.3102.90947.stgit@localhost.localdomain> <20180316183042-mutt-send-email-mst@kernel.org> <20180403161151-mutt-send-email-mst@kernel.org> <20180403212503-mutt-send-email-mst@kernel.org> <20180420030640-mutt-send-email-mst@kernel.org> <20180420180839-mutt-send-email-mst@kernel.org> From: Alexander Duyck Date: Fri, 20 Apr 2018 09:08:51 -0700 Message-ID: Subject: Re: [virtio-dev] [pci PATCH v7 2/5] virtio_pci: Add support for unmanaged SR-IOV on virtio_pci devices To: "Michael S. Tsirkin" , "Daly, Dan" , "Rustad, Mark D" Cc: Bjorn Helgaas , "Duyck, Alexander H" , linux-pci@vger.kernel.org, virtio-dev@lists.oasis-open.org, kvm@vger.kernel.org, Netdev , LKML , linux-nvme@lists.infradead.org, Keith Busch , netanel@amazon.com, Don Dutile , Maximilian Heyne , "Wang, Liang-min" , David Woodhouse , Christoph Hellwig , dwmw@amazon.co.uk Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Apr 20, 2018 at 8:28 AM, Michael S. Tsirkin wrote: > On Fri, Apr 20, 2018 at 07:56:14AM -0700, Alexander Duyck wrote: >> > I think for virtio it should include the feature bit, yes. >> > Adding feature bit is very easy - post a patch to the virtio TC mailing >> > list, wait about a week to give people time to respond (two weeks if it >> > is around holidays and such). >> >> The problem is we are talking about hardware/FPGA, not software. >> Adding a feature bit means going back and updating RTL. The software >> side of things is easy, re-validating things after a hardware/FPGA >> change not so much. >> >> If this is a hard requirement I may just drop the virtio patch, push >> what I have, and leave it to Mark/Dan to deal with the necessary RTL >> and code changes needed to support Virtio as I don't expect the >> turnaround to be as easy as just a patch. >> >> Thanks. >> >> - Alex > > Let's focus on virtio in this thread. That is kind of what I was thinking, and why I was thinking it might make sense to make the virtio specific changes a separate patch set. I could get the PCI bits taken care of in the meantime since they effect genetic PCI, NVMe, and the Amazon ENA interfaces. > Involving the virtio TC in host/guest interface changes is a > hard requirement. It's just too easy to create conflicts otherwise. > > So you guys should have just sent the proposal to the TC when you > were doing your RTL and you would have been in the clear. Agreed. I believe I brought this up when I was originally asked to look into the coding for this. > Generally adding a feature bit with any extension is a good idea: > this way you merely reserve a feature bit for your feature through > the TC and are more or less sure of forward and backward compatibility. > It's incredibly easy. Agreed, though in this case I am not sure it makes sense since this isn't necessarily something that is a Virtio feature itself. It is just a side effect of the fact that they are adding SR-IOV support to a device that happens to emulate Virtio NET and apparently their PF has to be identical to the VF other than the PCIe extended config space. > But maybe it's not needed here. I am not making the decisions myself. > Not too late: post to the TC list and let's see what the response is. > Without a feature bit you are making a change affecting all future > implementations without exception so the bar is a bit higher: you need > to actually post a spec text proposal not just a patch showing how to > use the feature, and TC needs to vote on it. Voting takes a week, > review a week or two depending on change complexity. > > Hope this helps, > > -- > MST I think I will leave this for Dan and Mark to handle since I am still not all that familiar with the hardware in use here. Once a decision has been made him and Mark could look at pushing either the one line patch or something more complex involving a feature flag. Thanks. Alex