Received: by 10.192.165.148 with SMTP id m20csp713773imm; Fri, 20 Apr 2018 14:18:16 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/BOXpzodonJMSVp/9CNxoH5v9ZgatwA0chqTKeoDydrVh1N51711JPToVKzhpc0qcpm9Xr X-Received: by 10.167.128.81 with SMTP id y17mr10832175pfm.194.1524259096274; Fri, 20 Apr 2018 14:18:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524259096; cv=none; d=google.com; s=arc-20160816; b=v/j1lERpFfrXaGvvFUTHQYGs35ntkYmya2jOCo5gU7vqNNf/pEcH4pIbaRNmPGdLd9 LeNQaLISOdMEFWGeK1LDm1GQGRKJpn5S0B7PbLkn9HDK5mYReZ2yH4GQSobGE2bDkjVA Ttw5a76G152SVmv+7vxOzKL1dslfxvqZ9Yfrl9YWH1x7FXNyJGqxBNFzu0EiT8kvHKKY JOOiH5XcxpM1F9yrFjsLECfEcnK6Tc0pg9XUEVOUga5Qonzd+qDg2bJ9jEuyhJm8B7xT ZEgpBEBvB3hiHwrCNTKTg9al7AGVnqUru++4IWxKjpoVP1mu3Shve2zBHMzb3a1wVOEr ezNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=EvZ8X6lgAJTw52BlVuId+vxlJWUg3MBF3qP9TVsVsPM=; b=aSQj4tObiH+2Je1VrWF2o6jveI2AOyW653aU/hzT+1vsgsKbzZLKmjgZI2xmHSK/hi 71E10gVsOSOvD6Vo3In8PNOmqxrYhJGBSospF+R5rTiUMAChS9Cl+yZtAraSkXSPd4xV d/+soD/qb+i00jk8meXSCe/Lrca3+TtenSzC/fmwXqwuRV/D8synBcM25m3SUaYKJpHy DKiBzdSNvqaemD/kHlKXrfe/RST9uATL1GMurRXyaXd0qMh2kTZlBNOYune7JfFKmCeT F1+ZyYrEq5+ZTd4Az65o2jjtNwcACrcmh2z6DGZhEbMAUv8piWdaCJJoRxeIXjOi1Jde 97ww== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j10si5878115pfi.326.2018.04.20.14.17.38; Fri, 20 Apr 2018 14:18:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753099AbeDTVLk (ORCPT + 99 others); Fri, 20 Apr 2018 17:11:40 -0400 Received: from mail.bootlin.com ([62.4.15.54]:51414 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753058AbeDTVLh (ORCPT ); Fri, 20 Apr 2018 17:11:37 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id 4EE1420720; Fri, 20 Apr 2018 23:11:35 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from dell-desktop.home (176-137-37-244.abo.bbox.fr [176.137.37.244]) by mail.bootlin.com (Postfix) with ESMTPSA id 5DB5920713; Fri, 20 Apr 2018 23:11:34 +0200 (CEST) From: =?UTF-8?q?Myl=C3=A8ne=20Josserand?= To: linux@armlinux.org.uk, maxime.ripard@bootlin.com, wens@csie.org, marc.zyngier@arm.com, mark.rutland@arm.com, robh+dt@kernel.org, horms@verge.net.au, geert@linux-m68k.org, magnus.damm@gmail.com Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, clabbe.montjoie@gmail.com, quentin.schulz@bootlin.com, thomas.petazzoni@bootlin.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, mylene.josserand@bootlin.com Subject: [PATCH v7 05/11] ARM: smp: Add initialization of CNTVOFF Date: Fri, 20 Apr 2018 23:10:16 +0200 Message-Id: <20180420211022.11759-6-mylene.josserand@bootlin.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20180420211022.11759-1-mylene.josserand@bootlin.com> References: <20180420211022.11759-1-mylene.josserand@bootlin.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The CNTVOFF register from arch timer is uninitialized. It should be done by the bootloader but it is currently not the case, even for boot CPU because this SoC is booting in secure mode. It leads to an random offset value meaning that each CPU will have a different time, which isn't working very well. Add assembly code used for boot CPU and secondary CPU cores to make sure that the CNTVOFF register is initialized. Because this code can be used by different platforms, add this assembly file in ARM's common folder. Signed-off-by: Mylène Josserand Reviewed-by: Geert Uytterhoeven Tested-by: Geert Uytterhoeven --- arch/arm/common/Makefile | 1 + arch/arm/common/secure_cntvoff.S | 31 +++++++++++++++++++++++++++++++ arch/arm/include/asm/secure_cntvoff.h | 8 ++++++++ 3 files changed, 40 insertions(+) create mode 100644 arch/arm/common/secure_cntvoff.S create mode 100644 arch/arm/include/asm/secure_cntvoff.h diff --git a/arch/arm/common/Makefile b/arch/arm/common/Makefile index 70b4a14ed993..1e9f7af8f70f 100644 --- a/arch/arm/common/Makefile +++ b/arch/arm/common/Makefile @@ -10,6 +10,7 @@ obj-$(CONFIG_DMABOUNCE) += dmabounce.o obj-$(CONFIG_SHARP_LOCOMO) += locomo.o obj-$(CONFIG_SHARP_PARAM) += sharpsl_param.o obj-$(CONFIG_SHARP_SCOOP) += scoop.o +obj-$(CONFIG_SMP) += secure_cntvoff.o obj-$(CONFIG_PCI_HOST_ITE8152) += it8152.o obj-$(CONFIG_MCPM) += mcpm_head.o mcpm_entry.o mcpm_platsmp.o vlock.o CFLAGS_REMOVE_mcpm_entry.o = -pg diff --git a/arch/arm/common/secure_cntvoff.S b/arch/arm/common/secure_cntvoff.S new file mode 100644 index 000000000000..68a4a8344319 --- /dev/null +++ b/arch/arm/common/secure_cntvoff.S @@ -0,0 +1,31 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (C) 2014 Renesas Electronics Corporation + * + * Initialization of CNTVOFF register from secure mode + * + */ + +#include +#include + +ENTRY(secure_cntvoff_init) + .arch armv7-a + /* + * CNTVOFF has to be initialized either from non-secure Hypervisor + * mode or secure Monitor mode with SCR.NS==1. If TrustZone is enabled + * then it should be handled by the secure code + */ + cps #MON_MODE + mrc p15, 0, r1, c1, c1, 0 /* Get Secure Config */ + orr r0, r1, #1 + mcr p15, 0, r0, c1, c1, 0 /* Set Non Secure bit */ + isb + mov r0, #0 + mcrr p15, 4, r0, r0, c14 /* CNTVOFF = 0 */ + isb + mcr p15, 0, r1, c1, c1, 0 /* Set Secure bit */ + isb + cps #SVC_MODE + ret lr +ENDPROC(secure_cntvoff_init) diff --git a/arch/arm/include/asm/secure_cntvoff.h b/arch/arm/include/asm/secure_cntvoff.h new file mode 100644 index 000000000000..1f93aee1f630 --- /dev/null +++ b/arch/arm/include/asm/secure_cntvoff.h @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0 */ + +#ifndef __ASMARM_ARCH_CNTVOFF_H +#define __ASMARM_ARCH_CNTVOFF_H + +extern void secure_cntvoff_init(void); + +#endif -- 2.11.0