Received: by 10.192.165.148 with SMTP id m20csp762562imm; Fri, 20 Apr 2018 15:27:56 -0700 (PDT) X-Google-Smtp-Source: AIpwx49OjghyD2jIZKLF/5isIQboF7uw5uOIYyXkPx0va5zpC0ogUFlrlAwOAruItESPYv7b5h5I X-Received: by 2002:a17:902:8501:: with SMTP id bj1-v6mr11506611plb.239.1524263276481; Fri, 20 Apr 2018 15:27:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524263276; cv=none; d=google.com; s=arc-20160816; b=antqd0clPZrMVVshTahMU3BFEgpzLczt2mtB0gdLgLl2Ah5656j/oCZFBj2Yjk8Z5E hvH/oDdXlf7zurXzMDRJ/M9FT33iSYcGEop9CKGABrwQNJNG4wTHsGFFllYt1h2yafG0 Mc4Avep+QOykUCIWgvCzJJedrI7A2LbbL81shEeeWtzbKqoVdz4Nl4nefo0CsGV+cHH6 fdMQh3wAvjay8TW7+16GwRM1hdK8YaHE3c82CaVaTWjL/lcS9DIAcBXvsbP3GpfG8V20 04BtpOmVTEXuMPn1Wjxl/jEpOlu53YMpbbUvm+is8f2KD3ZU25HsGydp0Ln6vzy20yVe Am7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:in-reply-to:references:date :from:cc:to:subject:arc-authentication-results; bh=nr+8jwQga9j8iSg/qVaZrRV7bX7fcfNgoGBvn0UDfu8=; b=AqwmN8UXvOsqoANbbAqr7iX5X5FZBpN+q3A6fDAMEQXLfKFdWzHFTF8dTX6F7/whiu oYHWtyC8QEktQsGLDhwHszVUUg8uYbSQWQN9XqWlwtSlAglKRjyAbWEVK7KPcsdPMfIz 2bNTqHJielEtJpOhvU/tBn1kNGMrQ1uIEc1a9/kW+IqYJSc8rgT/ridG9s5GZM7Z7M1w l+TkdGkf8rW4lsNXeaWO6PLHmsJRSGFRYxiP51Xs7sMqXx28BlTKbkBUs+D/v+04L3SA oPXcKlDGkfKO2YcBHTPktB4Gh0O1FbiP3fpO9fTPrrA0QDK17+f7rcjTADM09bwZ9SLR GihQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q9-v6si6182753plr.70.2018.04.20.15.27.19; Fri, 20 Apr 2018 15:27:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753049AbeDTWYN (ORCPT + 99 others); Fri, 20 Apr 2018 18:24:13 -0400 Received: from mga09.intel.com ([134.134.136.24]:28854 "EHLO mga09.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751227AbeDTWYL (ORCPT ); Fri, 20 Apr 2018 18:24:11 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga004.jf.intel.com ([10.7.209.38]) by orsmga102.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 20 Apr 2018 15:24:11 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.49,303,1520924400"; d="scan'208";a="193162638" Received: from viggo.jf.intel.com (HELO localhost.localdomain) ([10.54.39.119]) by orsmga004.jf.intel.com with ESMTP; 20 Apr 2018 15:24:11 -0700 Subject: [PATCH 1/5] x86, pti: fix boot problems from Global-bit setting To: linux-kernel@vger.kernel.org Cc: linux-mm@kvack.org, Dave Hansen , mceier@gmail.com, aaro.koskinen@nokia.com, aarcange@redhat.com, luto@kernel.org, arjan@linux.intel.com, bp@alien8.de, dan.j.williams@intel.com, dwmw2@infradead.org, gregkh@linuxfoundation.org, hughd@google.com, jpoimboe@redhat.com, jgross@suse.com, keescook@google.com, torvalds@linux-foundation.org, namit@vmware.com, peterz@infradead.org, tglx@linutronix.de From: Dave Hansen Date: Fri, 20 Apr 2018 15:20:19 -0700 References: <20180420222018.E7646EE1@viggo.jf.intel.com> In-Reply-To: <20180420222018.E7646EE1@viggo.jf.intel.com> Message-Id: <20180420222019.20C4A410@viggo.jf.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Dave Hansen Part of the global bit _setting_ patches also includes clearing the Global bit when we do not want it. That is done with set_memory_nonglobal(), which uses change_page_attr_clear() in pageattr.c under the covers. The TLB flushing code inside pageattr.c has has checks like BUG_ON(irqs_disabled()), looking for interrupt disabling that might cause deadlocks. But, these also trip in early boot on certain preempt configurations. Just copy the existing BUG_ON() sequence from cpa_flush_range() to the other two sites and check for early boot. Signed-off-by: Dave Hansen Fixes: 39114b7a7 (x86/pti: Never implicitly clear _PAGE_GLOBAL for kernel image) Reported-by: Mariusz Ceier Reported-by: Aaro Koskinen Cc: Andrea Arcangeli Cc: Andy Lutomirski Cc: Arjan van de Ven Cc: Borislav Petkov Cc: Dan Williams Cc: David Woodhouse Cc: Greg Kroah-Hartman Cc: Hugh Dickins Cc: Josh Poimboeuf Cc: Juergen Gross Cc: Kees Cook Cc: Linus Torvalds Cc: Nadav Amit Cc: Peter Zijlstra Cc: Thomas Gleixner Cc: linux-mm@kvack.org --- b/arch/x86/mm/pageattr.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff -puN arch/x86/mm/pageattr.c~pti-glb-boot-problem-fix arch/x86/mm/pageattr.c --- a/arch/x86/mm/pageattr.c~pti-glb-boot-problem-fix 2018-04-20 14:10:01.086749169 -0700 +++ b/arch/x86/mm/pageattr.c 2018-04-20 14:10:01.090749169 -0700 @@ -172,7 +172,7 @@ static void __cpa_flush_all(void *arg) static void cpa_flush_all(unsigned long cache) { - BUG_ON(irqs_disabled()); + BUG_ON(irqs_disabled() && !early_boot_irqs_disabled); on_each_cpu(__cpa_flush_all, (void *) cache, 1); } @@ -236,7 +236,7 @@ static void cpa_flush_array(unsigned lon unsigned long do_wbinvd = cache && numpages >= 1024; /* 4M threshold */ #endif - BUG_ON(irqs_disabled()); + BUG_ON(irqs_disabled() && !early_boot_irqs_disabled); on_each_cpu(__cpa_flush_all, (void *) do_wbinvd, 1); _