Received: by 10.192.165.148 with SMTP id m20csp1455206imm; Sat, 21 Apr 2018 08:40:58 -0700 (PDT) X-Google-Smtp-Source: AIpwx48g/DuPnFsERBXUHbkGvMQZGXxLxLKWGLBrt/HFNnps0r5JNf8iiuWyijJDMVzYkeZhDNcS X-Received: by 10.99.99.196 with SMTP id x187mr11793615pgb.154.1524325258499; Sat, 21 Apr 2018 08:40:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524325258; cv=none; d=google.com; s=arc-20160816; b=YdCK9JXPGrcpDtBiC4JmmP5Dtdmr30FhuBHUXvhw6KywVUShRWNjnCA8G4/EOfOe9k 5ljkEu/QHef0boYSVIIuHwqfZTrX32kfyc7eYuRZUZP2GWGKcrslwzDThHYwWcdX03gS K5oLQ11FWA4ecLICvUA3SWKQvtaqle+xIRlKmLtJiA5CYr1sqUsgxLPsLSd6v4vH6JJo Hqy3b9qRwflDZnlfm+CV6MN80GmCSSF9yADK2ndkEYrbKCYwD3tCUxf1OooeesvgKBcr OYaknZiPViUi/ogwYT9nHIyjJPLPCPzew+SscuSup89mNAa3+vlJygobTaDtbA2DgkGz fe/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date :dmarc-filter:arc-authentication-results; bh=LYrs8RBclZJZusbet+ZL1YZRqixCPlwiOqRYi1ffLTA=; b=IW5B/v9KdfSq+lf4cjyEmOIHnZlN50Kj0cT5Q/dBlwPey5FbF21ODBgrm3ySQflglq MIFPGB1WOP6X7Hnlaob8JaPzHrrSnw12ZZ9LHPuEACe0dAk8Zsp9WGwrgFpBVBucGinj EGvTJ4pLzZu8vMuK5p3aLbMu/eoTFRtpTBj74p0DZNXkC957dn+WTSFCPkdXZ9PY/RdQ +Zdd4aGekNO5oh8ZYK1TesHZrx1cDQYGDu5dT0yiXNWwodLLH5WiBGDgjBjQoXNCa/5H cCyKVU62QNfn4pHayC0oUCYLcQ/myS9qiks9GX+6STdpXZnnQ42pRGsP9ZcI0zhHhgoC 1HpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f6si5202944pgc.262.2018.04.21.08.40.21; Sat, 21 Apr 2018 08:40:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753164AbeDUPg6 (ORCPT + 99 others); Sat, 21 Apr 2018 11:36:58 -0400 Received: from mail.kernel.org ([198.145.29.99]:37374 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753120AbeDUPg5 (ORCPT ); Sat, 21 Apr 2018 11:36:57 -0400 Received: from archlinux (cpc91196-cmbg18-2-0-cust659.5-4.cable.virginm.net [81.96.234.148]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 93E2521742; Sat, 21 Apr 2018 15:36:54 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 93E2521742 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=jic23@kernel.org Date: Sat, 21 Apr 2018 16:36:51 +0100 From: Jonathan Cameron To: Fabrice Gasnier Cc: , , , , , , , , , , , Subject: Re: [PATCH 1/3] dt-bindings: iio: stm32-adc: add support for STM32MP1. Message-ID: <20180421163651.2a9f19e1@archlinux> In-Reply-To: <1524065874-434-2-git-send-email-fabrice.gasnier@st.com> References: <1524065874-434-1-git-send-email-fabrice.gasnier@st.com> <1524065874-434-2-git-send-email-fabrice.gasnier@st.com> X-Mailer: Claws Mail 3.16.0 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 18 Apr 2018 17:37:52 +0200 Fabrice Gasnier wrote: > Document support for STM32MP1 ADC. It's quite similar to STM32H7 ADC. > Introduce "st,stm32mp1-adc" compatible to handle variants of this > hardware such as vregready flag, interrupts, clock rate. > > Signed-off-by: Fabrice Gasnier Pretty uncontroversial I think so I'll take this one with out waiting Rob or Mark's time (though of course they are welcome to offer feedback!) Applied to the togreg branch of iio.git and pushed out as testing for the autobuilders to play with it. Thanks, Jonathan > --- > Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt | 6 +++++- > 1 file changed, 5 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt b/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt > index e8bb824..9994384 100644 > --- a/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt > +++ b/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt > @@ -24,8 +24,11 @@ Required properties: > - compatible: Should be one of: > "st,stm32f4-adc-core" > "st,stm32h7-adc-core" > + "st,stm32mp1-adc-core" > - reg: Offset and length of the ADC block register set. > -- interrupts: Must contain the interrupt for ADC block. > +- interrupts: One or more interrupts for ADC block. Some parts like stm32f4 > + and stm32h7 share a common ADC interrupt line. stm32mp1 has separate > + lines for each ADC within ADC block. > - clocks: Core can use up to two clocks, depending on part used: > - "adc" clock: for the analog circuitry, common to all ADCs. > It's required on stm32f4. > @@ -53,6 +56,7 @@ Required properties: > - compatible: Should be one of: > "st,stm32f4-adc" > "st,stm32h7-adc" > + "st,stm32mp1-adc" > - reg: Offset of ADC instance in ADC block (e.g. may be 0x0, 0x100, 0x200). > - clocks: Input clock private to this ADC instance. It's required only on > stm32f4, that has per instance clock input for registers access.