Received: by 10.192.165.148 with SMTP id m20csp4489737imm; Tue, 24 Apr 2018 03:45:15 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/X5fCmeftKUp6Me7FbvOqsaSi4eOBgV3SNHCahmacovqbnUKjnv29Jvu+EYnCr4fNAsx+f X-Received: by 10.99.44.18 with SMTP id s18mr20118711pgs.427.1524566715524; Tue, 24 Apr 2018 03:45:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524566715; cv=none; d=google.com; s=arc-20160816; b=cTrU0ND1IbDLMaLdBuKcOh57t3sUFryR8Hkt8CoDZtup1DSR2yewfBzNySUY+8xqj6 JR1TJmaw16ZkDjQ6QCvIAOl1BbvmOedOyYE0OZTHxJ36e60MBa412x8hzAs8PtmvCUje g2v2HKdQ5tt14lrl8ZBWQLu/xaCzD3iDDmNUCW2lH6wOY3j64b2DCUVdi6US2J+rfejW 0ciBdcJf1aPOWJC3Hwdhxu1BNfv9Jaga3EAGos1VMBJ+EN6GLFqa/7PwHuAGS2XWm0A2 k39alIijx21zTkZnlvaZE2UIQf3oy11cEjXTMg8SnBLV8FPTjZsztAmYlJz1ELPNDRnW XV7w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=ylbRNsQLpsNwiKBnvvYP5bgeiRXjbUOm+B6gDU8Eb4M=; b=oSlSFvAzsgE/1K+35OW9CU+8iFvRwZ5NNLPaZ1mv+E8kM3/SFAz+r3I78DcmUfcvK0 Wt3J6XQgCRQswJraCSs0CIqfPj6BwtfBcNl4hMr+Xt4UGhyTSzQHE2AwdUv7iKt/Okx/ Moju3ZAmz5VoXU4wisez49e5ZuQCR/3o2lg1kjK63IUcJ/ajxW1WFj/9DehQbH7PrOd2 b41PELKWzcyLC+R+O6fzRPW9pxur9UijJ/s0Ts0q6pEP4Qpzp+WYSVRvCHMbrd8dEZyk WLnrbt4+U2dVurchj+ZiqbR1mrTJRSzLoeTOTl3yyT+XstJodSXKw7BR8aDL2NW3Rwr2 af2w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=DfNgOvya; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r5si430846pgv.244.2018.04.24.03.45.00; Tue, 24 Apr 2018 03:45:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=DfNgOvya; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932812AbeDXI3y (ORCPT + 99 others); Tue, 24 Apr 2018 04:29:54 -0400 Received: from lelnx194.ext.ti.com ([198.47.27.80]:44924 "EHLO lelnx194.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756101AbeDXI3v (ORCPT ); Tue, 24 Apr 2018 04:29:51 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelnx194.ext.ti.com (8.15.1/8.15.1) with ESMTP id w3O8Scdo013943; Tue, 24 Apr 2018 03:28:38 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1524558518; bh=0uEk1sHzZ4SDQjVJtwqEnzhqfnPu03AVYeLg/5twmog=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=DfNgOvyaSQHFpTGPIoC0spicsX/QT8c9jU/H5NLajeeJ09yBz6Nl5IpC2yIEeMTcY JJcY5MseaOO52hz96wOfO3GUOBedJwGJVnojFyem8Hs9QOKsKggvncFEP9pHQ8MVO4 brCJufVfLFU3SIkJT2lRGefppPlj2ccjPHM9LCC4= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3O8ScH9032218; Tue, 24 Apr 2018 03:28:38 -0500 Received: from DFLE113.ent.ti.com (10.64.6.34) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Tue, 24 Apr 2018 03:28:38 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Tue, 24 Apr 2018 03:28:38 -0500 Received: from [172.24.190.172] (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3O8SX0l002650; Tue, 24 Apr 2018 03:28:34 -0500 Subject: Re: [PATCH v5 12/44] clk: davinci: Add platform information for TI DA850 PSC To: David Lechner , Stephen Boyd , Bartosz Golaszewski CC: Michael Turquette , linux-clk , devicetree , Linux ARM , Stephen Boyd , Rob Herring , Mark Rutland , Kevin Hilman , Adam Ford , Linux Kernel Mailing List References: <1515377863-20358-1-git-send-email-david@lechnology.com> <1515377863-20358-13-git-send-email-david@lechnology.com> <69bc0848-0698-b936-96a3-2257a5e27809@ti.com> <57f2182e-09b4-2cab-5602-9d0e029495be@ti.com> <152303318048.143116.2883441215887455211@swboyd.mtv.corp.google.com> <48c8531f-8cd9-a9f8-9c38-cbc4c921c4c9@lechnology.com> From: Sekhar Nori Message-ID: Date: Tue, 24 Apr 2018 13:58:33 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <48c8531f-8cd9-a9f8-9c38-cbc4c921c4c9@lechnology.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Monday 23 April 2018 08:29 PM, David Lechner wrote: > On 04/06/2018 11:46 AM, Stephen Boyd wrote: >> Quoting Sekhar Nori (2018-04-06 02:37:03) >>> >>> Can you please check that and confirm there is no issue with genpd and >>> using CLK_OF_DECLARE() to initialize clocks? >>> >>> Unless you report an issue back, or Mike and Stephen have ideas about >>> how to handle the dependency between PSC/PLL derived timer clock >>> initialization and and timer_probe(), I think we need to move back to >>> using CLK_OF_DECLARE(). >> >> In such a case, please use the hybrid approach where the clks required >> for the clockevent and/or clocksource are registered in the early >> CLK_OF_DECLARE path but the rest of the clks get registered with a >> proper platform device and driver. There are examples of this approach >> on other platforms already. >> > > I looked at this a bit last week, but I didn't come up with any approach > that I was happy with. It seems like it would be nice to just register > the absolute minimum clocks needed. On DA8XX, that would just be the PLL0 > AUXCLK. On most of the other SoCs, it would be the PLL AUXCLK plus one > LPSC clock. The AUXCLKs are easy because they are just a simple gate > from the oscillator. The LPSC clocks are a bit more tricky because they > have a complex sequence for turning on. Furthermore, on DM646X, we need > the whole PLL up to SYSCLK3 plus one LPSC clock, so things get a bit > messy there. Things might change in the context of work being done here by Bartosz for converting clocks to early platform devices. But, keeping that development aside for a moment: I think this means the PLLs and PSCs need to be CLK_OF_DECLARE(). What we can have as platform devices are clocks that are not in the path to get timer clock working (like CFGCHIP clocks). Thanks, Sekhar