Received: by 10.192.165.148 with SMTP id m20csp4679001imm; Tue, 24 Apr 2018 06:48:14 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrZ3fw2FU0HtkI2xihoxEx7pvSkFouzCMGNhwPEsiksdXrp8RATG5yX3qxGqZ3+xVEikqak X-Received: by 10.98.170.24 with SMTP id e24mr3142212pff.107.1524577694184; Tue, 24 Apr 2018 06:48:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524577694; cv=none; d=google.com; s=arc-20160816; b=Mgy9XO2N8tpqHUOymv4sGJcemhOD/FSxkLaCabEL+0GME2Q0Tl0DF1tFns9X8zEny/ JTwdyVvhX3h9jZ86wG1r6TIaAonFbaESXHnRz+Ixy8PpX7Epqk7qbrNmW75eFfBCkMfw C5BJ8bhNslb5ggLsh76gZCTARciwpZ/hXp2DrfyRhkAYTE5smQ4ZYWZEQup3S0llVK57 jpcxV2JIeGckrqZb7uqjiL3lSlpLv5OCPi1mS6IRV4dct1edX7fpRiIOTnsytDup+xjv Ca9z+9ejP4M2qN+U8+Dk0QOlOnBy0G0tzfaYEDrCw1v4TU1xhr4ns7b71gqOfDPsQwwA mOyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=wF52Ejks7GQ4q4zV+Y3kwmNA9iGUsP5OsgO2BVKTVGY=; b=n3DX40twLxinJCz3KFDBraSmYAnnME79RXh/H6okJWbbo2a11wHDDae/rqnM0ZfJ6w c3JcIRBsTIw58kECI1bzTs6vlkm9e99AjhmB8l724mnCvQnOBJLH5UtdQsW7ly0l+SGB 5OVCgCJ8cqd/ywvoR5k8peVMocnZ7A6iiCYnrjGblVkPHAzvFitCszVMf4F/vlsWdAO0 2caMRRToLR7RyY2OL6CLfevHixm2j1bj5FfV7ehC+obFcVjHJCYXIWKRoAswdnEJl4mE nf4YCfOJgW1wLMLH5f2mK+FB9L3sFyCW8REanPI6REEqu+RqgjiKOfOx0qQ+XmnEMpUT M1og== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@synopsys.com header.s=mail header.b=DKy3bwrG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=synopsys.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h2-v6si13401073plr.320.2018.04.24.06.47.59; Tue, 24 Apr 2018 06:48:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@synopsys.com header.s=mail header.b=DKy3bwrG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=synopsys.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934633AbeDXNp6 (ORCPT + 99 others); Tue, 24 Apr 2018 09:45:58 -0400 Received: from smtprelay.synopsys.com ([198.182.37.59]:49539 "EHLO smtprelay.synopsys.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934550AbeDXNpD (ORCPT ); Tue, 24 Apr 2018 09:45:03 -0400 Received: from mailhost.synopsys.com (mailhost1.synopsys.com [10.12.238.239]) by smtprelay.synopsys.com (Postfix) with ESMTP id 1B3F41E15ED; Tue, 24 Apr 2018 15:44:59 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=synopsys.com; s=mail; t=1524577499; bh=6ubQU1kh5ZBqsfvZkwz4GPcNqaPxZG89cUJ3Ob/2OiU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:In-Reply-To: References:From; b=DKy3bwrGNNxLhbrnfWeSXhUo59GHSwy8zv7ps9J4thXDp+4cyNmVUA/C4i4Ouktw0 +K7Ox/in0oInx+Q4ivo2EbV+0dDIDLQk8ARI4r3iswtpvGQ89sqAeEqkWbvUmW6cpk uLQ3RxrD7hiuDqehCbko8nlkBacjfoRgZif4luZjlwtIsRbOgcEromKlawVp5C9NCo 8w/UbncKX53rW3Ify1hMbRLLpqQYb2mGPABARhTJcelJABCY9uS1j4TZf2jLPuK8XD i7l1y1HlthgIg0NOwHIVhWN/cxkfHQkAIVuBTCScHnk2w/iq3GQAnlPKmdcjvXSgRV gAthRnWsAQZnA== Received: from pt02.synopsys.com (pt02.synopsys.com [10.107.23.240]) by mailhost.synopsys.com (Postfix) with ESMTP id 4927159B4; Tue, 24 Apr 2018 06:44:58 -0700 (PDT) Received: from UbuntuMate-64Bits.internal.synopsys.com (gustavo-e7480.internal.synopsys.com [10.107.25.102]) by pt02.synopsys.com (Postfix) with ESMTP id 26BCB88D8; Tue, 24 Apr 2018 14:44:57 +0100 (WEST) From: Gustavo Pimentel To: bhelgaas@google.com, lorenzo.pieralisi@arm.com, Joao.Pinto@synopsys.com, jingoohan1@gmail.com, kishon@ti.com, robh+dt@kernel.org, mark.rutland@arm.com Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, gustavo.pimentel@synopsys.com Subject: [PATCH v7 8/9] PCI: dwc: Small computation improvement Date: Tue, 24 Apr 2018 14:44:45 +0100 Message-Id: <8ec9ee255a82febf84e6c0cfa2a32ee87f3e6053.1524577064.git.gustavo.pimentel@synopsys.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replaces a simple division by 2 to a right shift rotation of 1 bit. Probably any recent and decent compiler does this kind of substitution in order to improve code performance. Nevertheless it's a coding good practice whenever there is a division / multiplication by multiple of 2 to replace it by the equivalent operation in this case, the shift rotation. Signed-off-by: Gustavo Pimentel Acked-by: Jingoo Han Acked-by: Joao Pinto --- Change v1->v2: - Nothing changed, just to follow the patch set version. Change v2->v3: - Nothing changed, just to follow the patch set version. Changes v3->v4: - Added a small explication to the log description. Changes v4->v5: - Nothing changed, just to follow the patch set version. Changes v5->v6: - Nothing changed, just to follow the patch set version. Changes v6->v7: - Nothing changed, just to follow the patch set version. drivers/pci/dwc/pcie-designware-host.c | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/pci/dwc/pcie-designware-host.c b/drivers/pci/dwc/pcie-designware-host.c index 5a23f78..fc55fde 100644 --- a/drivers/pci/dwc/pcie-designware-host.c +++ b/drivers/pci/dwc/pcie-designware-host.c @@ -332,8 +332,8 @@ int dw_pcie_host_init(struct pcie_port *pp) cfg_res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "config"); if (cfg_res) { - pp->cfg0_size = resource_size(cfg_res) / 2; - pp->cfg1_size = resource_size(cfg_res) / 2; + pp->cfg0_size = resource_size(cfg_res) >> 1; + pp->cfg1_size = resource_size(cfg_res) >> 1; pp->cfg0_base = cfg_res->start; pp->cfg1_base = cfg_res->start + pp->cfg0_size; } else if (!pp->va_cfg0_base) { @@ -377,8 +377,8 @@ int dw_pcie_host_init(struct pcie_port *pp) break; case 0: pp->cfg = win->res; - pp->cfg0_size = resource_size(pp->cfg) / 2; - pp->cfg1_size = resource_size(pp->cfg) / 2; + pp->cfg0_size = resource_size(pp->cfg) >> 1; + pp->cfg1_size = resource_size(pp->cfg) >> 1; pp->cfg0_base = pp->cfg->start; pp->cfg1_base = pp->cfg->start + pp->cfg0_size; break; -- 2.7.4