Received: by 10.192.165.148 with SMTP id m20csp4738226imm; Tue, 24 Apr 2018 07:39:55 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/zrcrQ5QqaHl0OnjbU0Ioc8pv68KNeI1WKjSctm/rd72RjmNFSiYcv33YEGzJSM6AkzQAM X-Received: by 10.101.73.142 with SMTP id r14mr18770522pgs.78.1524580795425; Tue, 24 Apr 2018 07:39:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524580795; cv=none; d=google.com; s=arc-20160816; b=uxqfq3LOQYR7r4LySf3HFWb48OGkikeRaybTkJ9oU6D5W0E2halQwtbdPXACTEtp5v MHKd2o3MmnATUsJHPZJ0VIEXSrsbS3icfABRVB6d+BsBNWSSwGlgZ65QWTnpTMsn3Rj+ kJbAkJ5VvK4LBQw22JprU3WXTUs5EwLcyy1JEsQGnlO1GJ/4wBs3sHgZpmx0autmSEZd 2nq2MSJXwZgrIInh1DhspNfCPMsC+nFf0ZynKp5HPNqyeSyvX/gC3o0HorR8XkswlDc+ fjdhym35craasA+fhKsJXc0lxx5ZezCOXjQkwtU5yfzCQRtq/KZ7ten4uQXsUgV7pf3g uGAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=aeXYR1rBXRsCbk/Q+Tk+KCSMBv+Ecd5NjblfGccX2s8=; b=0K5qb1ncKzWuwAQWHUHLHHEAUKJBe3WODfoPmsZwmQ9XE0lXo1d16CF7oy83Jx2NT7 zUL+R0OzEccKH9juj2ZeYqYRNOTu9pSACtlCO8K/sUHvsL2+0SiVNriLJgVVlTa4UDe0 TMskyFLFRaBfuZDKe6vK4LA0ZET+fcFf4KODPJb5Cx50azLA4C9hkuSWge9fPgt2f/vo KwfogAGEHaSOdg355e+u9sSeSGiAtheku9g6v3ZSSbgHNuaILa2bmn0bkRIi4+kywa/u dd0hA4/QvkIJSp8P8lHRn89mMPAMgzj8GH8kQP9nvrmRZh2u1j77Wr+Ljn0Y2aqnPopF EUMw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Q2JVS1nZ; dkim=pass header.i=@codeaurora.org header.s=default header.b=PHNUzs2g; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r6si241129pfi.147.2018.04.24.07.39.40; Tue, 24 Apr 2018 07:39:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Q2JVS1nZ; dkim=pass header.i=@codeaurora.org header.s=default header.b=PHNUzs2g; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934423AbeDXNdN (ORCPT + 99 others); Tue, 24 Apr 2018 09:33:13 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:48892 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933338AbeDXNdH (ORCPT ); Tue, 24 Apr 2018 09:33:07 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 641A560C65; Tue, 24 Apr 2018 13:33:06 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1524576786; bh=ICKs9paNMZMs0349mLeG+paXvQpUG2/N6G26gHSKhO4=; h=From:To:Cc:Subject:Date:From; b=Q2JVS1nZ0SsCqb31yrNMwU0TzLxI1Jhxnrf0RVvsrWWdUK2Euc7kKal4LZP7R5FrQ tXeq833u6wH6sq7NyyATrG7dXR4esyv0AHPM9KzC5Q21ch6ruRoVxpktmFCPz5DMdq w8zkZRW+mZiq9bR+DBCig8yQXAZfuUZDEMQSaxE8= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from anischal-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: anischal@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 032EC6034F; Tue, 24 Apr 2018 13:33:01 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1524576785; bh=ICKs9paNMZMs0349mLeG+paXvQpUG2/N6G26gHSKhO4=; h=From:To:Cc:Subject:Date:From; b=PHNUzs2gMCQFYk+wAmDRS5t10Xvv1HW74zHVa59JtDESJ44r8k55OdU9ksDP24S+t NQvullbyCChW9REJo3OJ7qiquHWqxqSNiV/71M7D2/ticcBcS1efOa3xJDQPcJLe9t NuxAgeQBGhvq/yPEksp6Dx5qwbO3CmdiY9O0q2dM= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 032EC6034F Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=anischal@codeaurora.org From: Amit Nischal To: Stephen Boyd , Michael Turquette Cc: Andy Gross , David Brown , Rajendra Nayak , Odelu Kukatla , Taniya Das , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Amit Nischal Subject: [PATCH 0/2] Add QCOM video clock controller driver Date: Tue, 24 Apr 2018 19:02:49 +0530 Message-Id: <1524576771-31096-1-git-send-email-anischal@codeaurora.org> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series adds a driver and device tree documentation binding for the video clock controller on some Qualcomm Technologies, Inc, SoCs such as SDM845. This would allow video drivers to probe and control their clocks. The video clock driver depends upon the RPMh driver[1], command DB driver[2], RPMh clock driver[3], rcg2 shared ops[4] changes which are undergoing review. [1]: https://lkml.org/lkml/2018/4/19/914 [2]: https://lkml.org/lkml/2018/4/5/451 [3]: https://lkml.org/lkml/2018/4/24/390 [4]: https://lkml.org/lkml/2018/4/18/367 Amit Nischal (2): dt-bindings: clock: Introduce QCOM Video clock bindings clk: qcom: Add video clock controller driver for SDM845 .../devicetree/bindings/clock/qcom,videocc.txt | 18 ++ drivers/clk/qcom/Kconfig | 11 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/videocc-sdm845.c | 359 +++++++++++++++++++++ include/dt-bindings/clock/qcom,videocc-sdm845.h | 25 ++ 5 files changed, 414 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,videocc.txt create mode 100644 drivers/clk/qcom/videocc-sdm845.c create mode 100644 include/dt-bindings/clock/qcom,videocc-sdm845.h -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation