Received: by 10.192.165.148 with SMTP id m20csp368689imm; Wed, 25 Apr 2018 00:24:16 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/ImelB1CuryGMbMgUlwWTq7950Wu2oHV+1MPEfT25JcLHlS2NYtmO8kY5TGjA0LP5HzhTh X-Received: by 2002:a17:902:2468:: with SMTP id m37-v6mr28710165plg.388.1524641056270; Wed, 25 Apr 2018 00:24:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524641056; cv=none; d=google.com; s=arc-20160816; b=0OntVnzlvSEDBsnss1C9AXL0ZtlYOI0YZDLmxF8Uy3wc/OtKea/K3nciaJs8evdwD1 2euRu/L0KfwDqTKytDnBP5AQkitHFxH4Kvod8jz0jkQd7ULppea6AqKqCreoDFAwATD4 YZtdmGHDV07N9ZfCyZfSueNqzGMrFBGcQZ1bO7MUJlTHOdYFZQqt12Uf8rsK6szKK/cE gqIP8VuT5q9U2INqx13F71avKwAZA/M5s0UUlOXWEnkS64lsVSRm3rkHAPEeb9yGsFGs /erwH02GeLaCy0HLGa+8oHp8lfQQo91tILDcCJyHmX8KAUY8EXIsE6wNUhK3wwqX2O3l HhGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=O8GLgIyvLJc+TW+V8ibzCMb6AHIF0tr0bjNfKDo6zIs=; b=IQale7SJ3Wqt/DYYoDNkHidxfu9WUp9EUtP8RDQ9k9jpBPSbTQeB/5jQ/D1J1CnxHb iesklimv8zeA4/Ev6Wzw15V4e+ETtwUmmEyZVcxsoc1oGshHWi0YRyhkMxkstbXQ+4eq YDoaQ4S0sM1SwexNBGx4wuU4LNZYuf09Tx1CwflivjJUXddZc5FTKdMcy68QpgWxvBBz iNU8jEWCGDt4mmL2KqHGoocWf4sGt/hbYrixoAEanPXh/xeyPyYJh8XXNLDIrGdHtbgN K0TDlduURfMM3TVO94Iw4x4yzRD7ImulSa8PTveKKZOisoLZV40bBlgjzBSYfOfeBVPA YCEQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t144si2457369pgb.94.2018.04.25.00.24.01; Wed, 25 Apr 2018 00:24:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751361AbeDYHWv (ORCPT + 99 others); Wed, 25 Apr 2018 03:22:51 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:46393 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750941AbeDYHWq (ORCPT ); Wed, 25 Apr 2018 03:22:46 -0400 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w3P7IeFv006288; Wed, 25 Apr 2018 09:22:04 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2hfu2u46h9-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Wed, 25 Apr 2018 09:22:04 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 7E33438; Wed, 25 Apr 2018 07:22:03 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node3.st.com [10.75.127.15]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 5654A23F9; Wed, 25 Apr 2018 07:22:03 +0000 (GMT) Received: from [10.48.0.167] (10.75.127.48) by SFHDAG5NODE3.st.com (10.75.127.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 25 Apr 2018 09:22:02 +0200 Subject: Re: [PATCH 1/3] dt-bindings: iio: stm32-adc: add support for STM32MP1. To: Rob Herring CC: , , , , , , , , , , , References: <1524065874-434-1-git-send-email-fabrice.gasnier@st.com> <1524065874-434-2-git-send-email-fabrice.gasnier@st.com> <20180424162721.qbfsc7j3syzzykeh@rob-hp-laptop> From: Fabrice Gasnier Message-ID: Date: Wed, 25 Apr 2018 09:22:02 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <20180424162721.qbfsc7j3syzzykeh@rob-hp-laptop> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.48] X-ClientProxiedBy: SFHDAG3NODE2.st.com (10.75.127.8) To SFHDAG5NODE3.st.com (10.75.127.15) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-04-25_02:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 04/24/2018 06:27 PM, Rob Herring wrote: > On Wed, Apr 18, 2018 at 05:37:52PM +0200, Fabrice Gasnier wrote: >> Document support for STM32MP1 ADC. It's quite similar to STM32H7 ADC. >> Introduce "st,stm32mp1-adc" compatible to handle variants of this >> hardware such as vregready flag, interrupts, clock rate. >> >> Signed-off-by: Fabrice Gasnier >> --- >> Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt | 6 +++++- >> 1 file changed, 5 insertions(+), 1 deletion(-) >> >> diff --git a/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt b/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt >> index e8bb824..9994384 100644 >> --- a/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt >> +++ b/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.txt >> @@ -24,8 +24,11 @@ Required properties: >> - compatible: Should be one of: >> "st,stm32f4-adc-core" >> "st,stm32h7-adc-core" >> + "st,stm32mp1-adc-core" >> - reg: Offset and length of the ADC block register set. >> -- interrupts: Must contain the interrupt for ADC block. >> +- interrupts: One or more interrupts for ADC block. Some parts like stm32f4 >> + and stm32h7 share a common ADC interrupt line. stm32mp1 has separate >> + lines for each ADC within ADC block. > > How many interrupt lines is that? Hi Rob, Jonathan, I should have mentioned this: stm32mp1 has two separate interrupt lines for each ADC within ADC block. Do you wish I send a V2 for this ? Or a patch to fix this ? Please let me know, BR, Fabrice > >> - clocks: Core can use up to two clocks, depending on part used: >> - "adc" clock: for the analog circuitry, common to all ADCs. >> It's required on stm32f4. >> @@ -53,6 +56,7 @@ Required properties: >> - compatible: Should be one of: >> "st,stm32f4-adc" >> "st,stm32h7-adc" >> + "st,stm32mp1-adc" >> - reg: Offset of ADC instance in ADC block (e.g. may be 0x0, 0x100, 0x200). >> - clocks: Input clock private to this ADC instance. It's required only on >> stm32f4, that has per instance clock input for registers access. >> -- >> 1.9.1 >>