Received: by 10.192.165.148 with SMTP id m20csp671058imm; Wed, 25 Apr 2018 06:01:53 -0700 (PDT) X-Google-Smtp-Source: AIpwx4+DQFOyCyOjWGtveqzSwOf+f/JxVZXKVpLlALkv/BGwx8cG1aldKIG0a+y4lE17Of0CN4nS X-Received: by 10.98.76.68 with SMTP id z65mr28157387pfa.181.1524661313039; Wed, 25 Apr 2018 06:01:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524661313; cv=none; d=google.com; s=arc-20160816; b=EAFtoJcS65yVeu3yoTBBYaVearyCX3R40Fspwryf2f8llDk6E6aSCcp9i/pfO3WrJZ FT0W2vW8yOFISaIRrmJnC/wcLvuJ6swz4UEYd5tGFl3qAdUDoYpNJN21IbxFjFxf5PVC pUqZ4XdTxlNuYY+Iw8/Jz68x0NS43TS0HR/EnwiVt8klVHvDYOWObfyDSIyoH28gx1kZ 7m5NQ/jzw4NhjZgVj41Wz22xbWM5s2Cg4miwCRN9lFKEzyoGWmyvTckrzApvPDu8NKng sdogUTVzV7TRWYoC7aZsLsH++/L9dKWWRLy1Z6dkRDSaVz8TZ4qbzk3h1Kt/0Xk88NCK pGWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=cUu/5XlKwB47AxJtOP+/fHHt5AHDQOQRfyNBsjsJVYM=; b=v0ZLlpQykl53vV8usk3xUKmKmEjltgMuGdrw9/32XzRCKY6nJUj03KoFb9F/Kthh8c cZIhRyBi+UKq/pCq+LAoEWGlDP2RE/WETpk+wHRylkindLHh0WBZXkO279CBH1Q/fssh OIVJiBoTVfiiAOWzKcG6DOcWsDQfOnHbSaUEGcLiuWvTbYnwEg+YtCViGwnXDdRCGELc psHUtBOBItHu81gsgE+sDYJ5LHTaRP9sgpOI28QP1+rYbjnLGKBBNnuOmL51Znbf4Sd3 holLY0NmbDR4nyG8X34com4uK2RVMv0Pr/fXR8hWeTIE8Ed2SPjP4VBF7aPC0qeje+B3 AZ3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=VH3c9Pnx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b4si13374198pgu.79.2018.04.25.06.01.37; Wed, 25 Apr 2018 06:01:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=VH3c9Pnx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753971AbeDYMza (ORCPT + 99 others); Wed, 25 Apr 2018 08:55:30 -0400 Received: from lelnx193.ext.ti.com ([198.47.27.77]:11908 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753040AbeDYMzT (ORCPT ); Wed, 25 Apr 2018 08:55:19 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id w3PCtAK8009589; Wed, 25 Apr 2018 07:55:10 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1524660910; bh=LKDI7DeKcIaKXL2K4YwBpse7DuwKsNFwXO69jsOg8v0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=VH3c9PnxCKvPEJme/GqhwNcpSdjpTG3lMApeBVTL0KU4uZVJkw09Wj13OUPxzasIO jBPTMdSBv1P/bkqv5YYArB5D4K18CWykmfBfwsDwtQ0/QE4kOgUc2SQ7kyZSCgNcf3 gbrjoM7jwZ2Ld91IXjUgdnTVJR2suhceRHTerrY4= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3PCtAU7023285; Wed, 25 Apr 2018 07:55:10 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Wed, 25 Apr 2018 07:55:09 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Wed, 25 Apr 2018 07:55:09 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w3PCt1SE021671; Wed, 25 Apr 2018 07:55:05 -0500 From: Kishon Vijay Abraham I To: =?UTF-8?q?Beno=C3=AEt=20Cousson=20?= , Tony Lindgren CC: Jonathan Corbet , Rob Herring , Mark Rutland , , , , , , Subject: [PATCH v3 01/15] ARM: dts: dra72-evm-common: Remove mmc specific pinmux Date: Wed, 25 Apr 2018 18:24:35 +0530 Message-ID: <20180425125449.19755-2-kishon@ti.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180425125449.19755-1-kishon@ti.com> References: <20180425125449.19755-1-kishon@ti.com> MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org mmc specific pinmux is selected from dra72x-mmc-iodelay.dtsi, so remove it from dra72-evm-common.dtsi. Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra72-evm-common.dtsi | 27 ------------------------- 1 file changed, 27 deletions(-) diff --git a/arch/arm/boot/dts/dra72-evm-common.dtsi b/arch/arm/boot/dts/dra72-evm-common.dtsi index e85f560a2f78..8e3b185d864b 100644 --- a/arch/arm/boot/dts/dra72-evm-common.dtsi +++ b/arch/arm/boot/dts/dra72-evm-common.dtsi @@ -174,33 +174,6 @@ }; &dra7_pmx_core { - mmc1_pins_default: mmc1_pins_default { - pinctrl-single,pins = < - DRA7XX_CORE_IOPAD(0x376c, PIN_INPUT | MUX_MODE14) /* mmc1sdcd.gpio219 */ - DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */ - DRA7XX_CORE_IOPAD(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */ - DRA7XX_CORE_IOPAD(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */ - DRA7XX_CORE_IOPAD(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */ - DRA7XX_CORE_IOPAD(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */ - DRA7XX_CORE_IOPAD(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */ - >; - }; - - mmc2_pins_default: mmc2_pins_default { - pinctrl-single,pins = < - DRA7XX_CORE_IOPAD(0x349c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a23.mmc2_clk */ - DRA7XX_CORE_IOPAD(0x34b0, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_cs1.mmc2_cmd */ - DRA7XX_CORE_IOPAD(0x34a0, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a24.mmc2_dat0 */ - DRA7XX_CORE_IOPAD(0x34a4, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a25.mmc2_dat1 */ - DRA7XX_CORE_IOPAD(0x34a8, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a26.mmc2_dat2 */ - DRA7XX_CORE_IOPAD(0x34ac, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a27.mmc2_dat3 */ - DRA7XX_CORE_IOPAD(0x348c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a19.mmc2_dat4 */ - DRA7XX_CORE_IOPAD(0x3490, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a20.mmc2_dat5 */ - DRA7XX_CORE_IOPAD(0x3494, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a21.mmc2_dat6 */ - DRA7XX_CORE_IOPAD(0x3498, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a22.mmc2_dat7 */ - >; - }; - dcan1_pins_default: dcan1_pins_default { pinctrl-single,pins = < DRA7XX_CORE_IOPAD(0x37d0, PIN_OUTPUT_PULLUP | MUX_MODE0) /* dcan1_tx */ -- 2.17.0