Received: by 10.192.165.148 with SMTP id m20csp920900imm; Wed, 25 Apr 2018 09:38:54 -0700 (PDT) X-Google-Smtp-Source: AIpwx4+w1pevCrbVZ90xkHNdibxEMwdmc8k7luEj7jMuz79OEDeaW8FkRp0BEz2MJBID2LHfbd9b X-Received: by 2002:a17:902:14cb:: with SMTP id y11-v6mr29891483plg.23.1524674334543; Wed, 25 Apr 2018 09:38:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524674334; cv=none; d=google.com; s=arc-20160816; b=NIH8j+TTz8FHTCkFYHFWiV8BTQF0QAsEQPdxUgGtDWTdei7to0FeAOk5PFikDSKTNi KhEmk+J8tT7oyoJ9laZm/k6DbGjflZYXA36wSQpAmlSGNzClh6wxq7RFHd1QbSzqvBtv phXiEfCAHxWRe/17Gt5xX4FiwAzFgH4qDNjEH4yUSP+VUgjBt+TdwrcAP+A38uIzY20w 8JyPdYdJyZzQ5w4HOxIdhn4IN/7Y0rk1j0L9/4WtS9qFBj1yHWHGX8eA27ru85YCUH78 FEYzX5e6rce2OMOfECFnv6E6xBR15zphIXrW0n6V88tvgbZWrwjFTDvcCRh/5IruJ9k4 t/yQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=87IUufp/IBMYo5ynmrwPrRZmb1aj2Kcw4UA9Ferwbi4=; b=Tf0TZzF6Ec0V4/AIlFCanoRDooiV+l8kWbHYWu2WpoEVaCowNCiBXfzBzC7udLuNz+ fqcHhzqFPboQxaR5fa988zG72BEICkkz/a3sKPKuKOPZIQzznt7gscvI4mi9OXiAge1/ VrS7zRhq7oFAP2Xyq4tDWdtDDVpV8jXmjRBNaxttxpECWES9qOAkgcME9nos9Rbm2TbD nBzNdveDQ4OTLZZlMZGUiE59igWivTJUVQZzHoFENK5BTa4ohEy/3TGjHgmJdMAHKZRf NBT14l4/c8WxS6NfTo4ae7XWEFW7IC9GY/V5rE4Dhjl3XKjpptp+mbO1hParebUuRwU1 pcDw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f9si2110603pgt.625.2018.04.25.09.38.40; Wed, 25 Apr 2018 09:38:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755419AbeDYQfy (ORCPT + 99 others); Wed, 25 Apr 2018 12:35:54 -0400 Received: from foss.arm.com ([217.140.101.70]:42788 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754649AbeDYQfv (ORCPT ); Wed, 25 Apr 2018 12:35:51 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 90CC715AD; Wed, 25 Apr 2018 09:35:51 -0700 (PDT) Received: from [10.1.206.53] (e108454-lin.cambridge.arm.com [10.1.206.53]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A0D363F487; Wed, 25 Apr 2018 09:35:49 -0700 (PDT) Subject: Re: [PATCH v2 09/17] kvm: arm64: Make stage2 page table layout dynamic To: Suzuki K Poulose , linux-arm-kernel@lists.infradead.org Cc: ard.biesheuvel@linaro.org, kvm@vger.kernel.org, marc.zyngier@arm.com, catalin.marinas@arm.com, punit.agrawal@arm.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, kristina.martsenko@arm.com, pbonzini@redhat.com, kvmarm@lists.cs.columbia.edu References: <1522156531-28348-1-git-send-email-suzuki.poulose@arm.com> <1522156531-28348-10-git-send-email-suzuki.poulose@arm.com> From: Julien Grall Message-ID: <2359e848-8068-ea25-e44e-e8cfcbc9b467@arm.com> Date: Wed, 25 Apr 2018 17:35:48 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <1522156531-28348-10-git-send-email-suzuki.poulose@arm.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Suzuki, On 27/03/18 14:15, Suzuki K Poulose wrote: > So far we had a static stage2 page table handling code, based on a > fixed IPA of 40bits. As we prepare for a configurable IPA size per > VM, make the our stage2 page table code dynamic to do the right thing > for a given VM. > > Support for the IPA size configuration needs other changes in the way > we configure the EL2 registers (VTTBR and VTCR). So, the IPA is still > fixed to 40bits. The patch also moves the kvm_page_empty() in asm/kvm_mmu.h > to the top, before including the asm/stage2_pgtable.h to avoid a forward > declaration. > > Cc: Marc Zyngier > Cc: Christoffer Dall > Signed-off-by: Suzuki K Poulose > --- > arch/arm64/include/asm/kvm_mmu.h | 16 +- > arch/arm64/include/asm/stage2_pgtable-nopmd.h | 42 ------ > arch/arm64/include/asm/stage2_pgtable-nopud.h | 39 ----- > arch/arm64/include/asm/stage2_pgtable.h | 203 +++++++++++++++++--------- > 4 files changed, 145 insertions(+), 155 deletions(-) > delete mode 100644 arch/arm64/include/asm/stage2_pgtable-nopmd.h > delete mode 100644 arch/arm64/include/asm/stage2_pgtable-nopud.h > > diff --git a/arch/arm64/include/asm/kvm_mmu.h b/arch/arm64/include/asm/kvm_mmu.h > index 594c4e6..bc133ce 100644 > --- a/arch/arm64/include/asm/kvm_mmu.h > +++ b/arch/arm64/include/asm/kvm_mmu.h > @@ -18,9 +18,10 @@ > #ifndef __ARM64_KVM_MMU_H__ > #define __ARM64_KVM_MMU_H__ > > +#include > #include > #include > -#include OOI, why was the include of cpufeature.h moved earlier? Cheers, -- Julien Grall