Received: by 10.192.165.148 with SMTP id m20csp1789947imm; Thu, 26 Apr 2018 02:14:09 -0700 (PDT) X-Google-Smtp-Source: AIpwx4/AmnjMX6voTfzmViWvGgcEI2yh2nLDmG+fRDhnX2mgKT7zCB6HTL9Mws/pSRH9dHAUsFgH X-Received: by 10.98.131.69 with SMTP id h66mr21655892pfe.0.1524734049011; Thu, 26 Apr 2018 02:14:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524734048; cv=none; d=google.com; s=arc-20160816; b=IxIsglK0nJaI6oUSnGaTBNbHcYloXnRJJeQVJ2XLcNz4KnMLZXJ5dVMa0dRtVi3Eqk LuaNBGCnkTwezj3E3/oQRNno57ez5SrqMEl8m4ZfSIor+deKO4RseR18j5j5M6WCCy49 zrPUjBLKZE4KbAxuKi1ldT5V3ljYQzCDOC0hdHxa2UnxHFgsBjF6Gsc0aIgJn4R46PXj 2fU50sPYqUD0erf4ZWGFZ5HRf/byF10vKUSKeRym+vWp1Q/V2nnAmvf/YSbqAOzXdlM2 eI3F/VyURxMbhVdqCzCjnWAwbNqS/IxQkGY97B5T39kzGwO0KvaMGhzthb0kyk/z0EUq 6Rrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :message-id:in-reply-to:subject:cc:to:from:date :arc-authentication-results; bh=xhfIN79S4FoN1NLpvkLyHxoAN8OZWkxXy23J6J9k5DQ=; b=ve4BG4SjyHloqXRx7ZpnOrAPcL1eWnSWAeTyBJIl/srqD6ty3nt7vnjmRrjFfLFxUN SNvalCWGOtSOK8vUgqu25i65IRPiK8SpKm2+2bfn7RWQ5MeABUAnKp/FVEXxM/+J9oeF yj4gwBmXowVYVeFvye8bYnGBS7A4uU0WOteBENcVmgm+RNoOk1RwZDopZdwptbXul88Z OOpwI2zaMPho1oUPHtdgjdnFzTey4olmqP7kvtng9OURcxrRJ2oiUPfeZNbzjgPdilYl MXoYrlL+l/Q/0ySuU022J4HJ7WtjeWcS47pJjYhMY4gA2krtIDZ0tgvfh8knHvH4uHJ8 LhpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e125si17326346pfe.244.2018.04.26.02.13.55; Thu, 26 Apr 2018 02:14:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754722AbeDZJM1 (ORCPT + 99 others); Thu, 26 Apr 2018 05:12:27 -0400 Received: from Galois.linutronix.de ([146.0.238.70]:46340 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754039AbeDZJMM (ORCPT ); Thu, 26 Apr 2018 05:12:12 -0400 Received: from hsi-kbw-5-158-153-52.hsi19.kabel-badenwuerttemberg.de ([5.158.153.52] helo=nanos.tec.linutronix.de) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1fBcwZ-0000tt-SW; Thu, 26 Apr 2018 11:12:00 +0200 Date: Thu, 26 Apr 2018 11:11:59 +0200 (CEST) From: Thomas Gleixner To: David Wang cc: mingo@redhat.com, hpa@zytor.com, gregkh@linuxfoundation.org, x86@kernel.org, linux-kernel@vger.kernel.org, brucechang@via-alliance.com, cooperyan@zhaoxin.com, qiyuanwang@zhaoxin.com, benjaminpan@viatech.com, lukelin@viacpu.com, timguo@zhaoxin.com Subject: Re: [PATCH v2] x86/centaur: report correct CPU/cache topology In-Reply-To: <1524646110-4808-1-git-send-email-davidwang@zhaoxin.com> Message-ID: References: <1524646110-4808-1-git-send-email-davidwang@zhaoxin.com> User-Agent: Alpine 2.21 (DEB 202 2017-01-01) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 25 Apr 2018, David Wang wrote: > > +static void early_init_centaur_mc(struct cpuinfo_x86 *c) > +{ > +#ifdef CONFIG_SMP > + unsigned int eax, ebx, ecx, edx; > + > + if (c->cpuid_level < 4) > + return; > + > + cpuid_count(4, 0, &eax, &ebx, &ecx, &edx); > + if (eax & 0x1f) > + c->x86_max_cores = (eax >> 26) + 1; > + else > + return; > +#endif > +} My review comment from last time still stands: > > This is a bad copy of intel_num_cpu_cores(). See for the subtle > > difference. Please rename the intel function and move it to common.c In other words: Make a patch which moves intel_num_cpu_cores() into common.c. Rename the function into something like detect_num_cpu_cores() and fix up the call site in intel.c. Then add your patch and use the very same function. > + > static void early_init_centaur(struct cpuinfo_x86 *c) > { > + early_init_centaur_mc(c); > switch (c->x86) { > #ifdef CONFIG_X86_32 > case 5: > @@ -146,6 +163,7 @@ static void centaur_detect_vmx_virtcap(struct cpuinfo_x86 *c) > > static void init_centaur(struct cpuinfo_x86 *c) > { > + unsigned int l2 = 0; > #ifdef CONFIG_X86_32 > char *name; > u32 fcr_set = 0; > @@ -161,6 +179,17 @@ static void init_centaur(struct cpuinfo_x86 *c) > #endif > early_init_centaur(c); > > + l2 = init_intel_cacheinfo(c); > + > + /* Detect legacy cache sizes if init_intel_cacheinfo did not */ > + if (l2 == 0) { > + cpu_detect_cache_sizes(c); > + } Aside of the pointless parentheses, this really wants to be cleaned up as well. init_intel_cacheinfo() is called from the intel init code and it does the same silly thing. So the right thing to do is in a separate patch first --- a/arch/x86/kernel/cpu/intel.c +++ b/arch/x86/kernel/cpu/intel.c @@ -679,12 +679,6 @@ static void init_intel(struct cpuinfo_x8 l2 = init_intel_cacheinfo(c); - /* Detect legacy cache sizes if init_intel_cacheinfo did not */ - if (l2 == 0) { - cpu_detect_cache_sizes(c); - l2 = c->x86_cache_size; - } - if (c->cpuid_level > 9) { unsigned eax = cpuid_eax(10); /* Check for version and the number of counters */ --- a/arch/x86/kernel/cpu/intel_cacheinfo.c +++ b/arch/x86/kernel/cpu/intel_cacheinfo.c @@ -802,6 +802,11 @@ unsigned int init_intel_cacheinfo(struct c->x86_cache_size = l3 ? l3 : (l2 ? l2 : (l1i+l1d)); + /* Detect legacy cache sizes if the above did not work */ + if (!l2) { + cpu_detect_cache_sizes(c); + l2 = c->x86_cache_size; + } return l2; } Hmm? tglx