Received: by 10.192.165.148 with SMTP id m20csp2342669imm; Thu, 26 Apr 2018 09:24:47 -0700 (PDT) X-Google-Smtp-Source: AIpwx49AXlpna4f20v1T54HdT5TewdTKwNMgQqhzhrTO/shb/sjWE/n+eivRoQEnV/jZ/cDwgoAM X-Received: by 2002:a17:902:6b86:: with SMTP id p6-v6mr35131878plk.32.1524759887281; Thu, 26 Apr 2018 09:24:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524759887; cv=none; d=google.com; s=arc-20160816; b=AU4kZBgG07LPZpfaw2ogqY5XmJbim/DM0UBpJE+wajBukKNOJLQcG7U3MNUr1r+Cjx DTEAxmmM337m83O6xaLknGAt9Mta+pZpB5aISHo3rVxkA5rq+GRTkGCEC6H1z2eP37p7 ZYsEffDFhS+Lzofbsk6lPXjuwM7ZB+s1sqcGYfLd9pNAtIE7Cw+X1vEvgETKiwlaf9dJ zXw9EjlJNDSLaPcpqFZ14kHTW/q3uLWRG571Svp4/3/5+ulIxRF/1aEZHWXymNA771tQ 82YYPOlj0g4sRSrx0NwAQAUS8MDAGcdzcQ0RlHYqro3qXcTq5CmoIlZG4nKd+sb4hQ9P 5EHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=iQl3KL6zobk6CqGNRwq6ekxu3vByHSBwOHkmEdqI+to=; b=oyQsoWbltUGhv6vS4PvnrYCM0UNoLxdjL1xKpuWuO4JD+wBfTn1DJFqvL58IlZovFi XKH+0t2baUOgDnkCkG02/Nswu4+fvBGmgxL3woM2Dc49atACcIePcMakWwtcBBowcB0A kDEQP5vagX25gNxw1kDEBfoUETjMPN8oJ5AnR0sxhBWxnC1ko98eUoRqHgksWin1tgid 6KJX7bgE+p1n9tIc2M8tqg4d63Z5ivxZQvv9eJKd/6anYhMm1E63XlwwRotRPhyyjD2X LOE1kqjSUL2BFSvkPVG9TCMg4tyc/WotJLM0BDnOQt+h1jlothCeeFDWJ+NL60li9ydq 5uMA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l7-v6si2348747plt.197.2018.04.26.09.24.33; Thu, 26 Apr 2018 09:24:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756922AbeDZQVG (ORCPT + 99 others); Thu, 26 Apr 2018 12:21:06 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:64707 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1756792AbeDZQTR (ORCPT ); Thu, 26 Apr 2018 12:19:17 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w3QGItGS003031; Thu, 26 Apr 2018 18:18:55 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2hfte9c7bs-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 26 Apr 2018 18:18:55 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id DC5153D; Thu, 26 Apr 2018 16:18:47 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas22.st.com [10.75.90.92]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id C37F25147; Thu, 26 Apr 2018 16:18:47 +0000 (GMT) Received: from SAFEX1HUBCAS21.st.com (10.75.90.44) by Safex1hubcas22.st.com (10.75.90.92) with Microsoft SMTP Server (TLS) id 14.3.361.1; Thu, 26 Apr 2018 18:18:47 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Thu, 26 Apr 2018 18:18:47 +0200 From: Ludovic Barre To: Thomas Gleixner , Jason Cooper , Marc Zyngier , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , Gerald BAEZA , Loic PALLARDY , , , , "Ludovic Barre" Subject: [PATCH 10/11] ARM: dts: stm32: add exti support for stm32mp157c Date: Thu, 26 Apr 2018 18:18:33 +0200 Message-ID: <1524759514-12392-11-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1524759514-12392-1-git-send-email-ludovic.Barre@st.com> References: <1524759514-12392-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-04-26_06:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre This patch adds external interrupt (exti) support on stm32mp157c SoC. Signed-off-by: Ludovic Barre --- arch/arm/boot/dts/stm32mp157c.dtsi | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/boot/dts/stm32mp157c.dtsi b/arch/arm/boot/dts/stm32mp157c.dtsi index bfcf84b..e6fcf8f 100644 --- a/arch/arm/boot/dts/stm32mp157c.dtsi +++ b/arch/arm/boot/dts/stm32mp157c.dtsi @@ -167,6 +167,13 @@ #reset-cells = <1>; }; + exti: interrupt-controller@5000d000 { + compatible = "st,stm32mp1-exti", "syscon"; + interrupt-controller; + #interrupt-cells = <2>; + reg = <0x5000d000 0x400>; + }; + usart1: serial@5c000000 { compatible = "st,stm32h7-uart"; reg = <0x5c000000 0x400>; -- 2.7.4