Received: by 10.192.165.148 with SMTP id m20csp118505imm; Thu, 26 Apr 2018 17:21:12 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqZhq840HfEUbzb34WsuYqKYSP/W8AWI1G3Va4/NuufjSiKlsjhE7sd0ZD+RzBuRHcuB/bJ X-Received: by 10.98.198.7 with SMTP id m7mr181886pfg.66.1524788472019; Thu, 26 Apr 2018 17:21:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524788471; cv=none; d=google.com; s=arc-20160816; b=MhhB0/KqFu6bTsS5paXs/h2jeQr9EKljyEUsaRn7gQfeO0rQKl8xx14yTT50fQMA6S fNEOtVlaeFQDTW2Y9ooYim/bfNp7ccJoWd7gJOJ1uRcwTVxjDUdycqcSIQo+nY1yriyM 7zo+quuHBz0mMDjwNm5Wg+aO4gbT9V2e4ExJwpqgKY0lYWPIoUo9/6mPaya0ROomwpj4 03RCd4YDyYrxvMB2V7t0yrWCl3DkPoEDjio+L8H5CvEjPjpcMg9VD27vX+rCohf6iLcm bhKF/lx6/Eq0vCnMrSjlPqH+5No9BXDBEPM/8sAQGAdCPAqrbVR3d8TrgsI49oRFRaOt U4eA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=8OpGC5WcFl9K3oAAoSjNTi0o4IW5cMn7qSwuPkiynI8=; b=qoshWKm206NAVDdlgmSgz6tSzPhCp27zmhxWKDr2u8UmY9A5FpFRyMK2HUtaIT8gxP uK6QYHacvOcVF2s6mCFnTY7gsrUCPenG2q+fBzAk4+mw135kwqcuGcVVtYFYq549ZuR9 Cr9xv1vrE+eTNuVFcq6bQbCsDyQO3DSkSAprQzL1ibrrEmlRcOd/2lZ/ukn6wZ+mdOBv +dRSjbjHgV71y87lYe6Ub+/Kup9MKuVmji8VKkIqr03HKflGhIcw6IYN1FeqgSYEJBP2 VuOxK9b0x53ZAvxaIfsLCv4eyiLX5LleaFQXq2A3642vwwD3T8WPEpyQKfzMGsZ2Up5V aO6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=W6uDml5q; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a12-v6si78192plp.225.2018.04.26.17.20.57; Thu, 26 Apr 2018 17:21:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=W6uDml5q; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757373AbeD0ATF (ORCPT + 99 others); Thu, 26 Apr 2018 20:19:05 -0400 Received: from vern.gendns.com ([206.190.152.46]:46438 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751780AbeD0ATB (ORCPT ); Thu, 26 Apr 2018 20:19:01 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=8OpGC5WcFl9K3oAAoSjNTi0o4IW5cMn7qSwuPkiynI8=; b=W6uDml5qNIuWs5IByoCGhoWZe uYKeCL/Yg6wTPvPV8ZCmdAbiW+hLAx2MeeM/cggcmu2SdBQz6aVNpj3yiaFxdbNqQPjk0MbmS3oDH aIwKaqbUhfKTa5QnMQ1r2AXf0Q/iWS7/KWHAFAL9lBKi23Qy8T9qYcSsC6cMNblzXUXm8Nb4MHlJJ xvfxMKriOKjSuGB++/+7h6SBcL2eSQJLWuhM6E/QbFxDb7yFSK5kFf6cxJ8z+sUvGb3JF6xWc+JLN IDiDVJB/U/U1pdGErVEAxo96CZFWtlhu4ACvujRdplJxsU/HCvfM6sHHSKi/6CO1/M8sj+A/TZqWn CbCwD07Pw==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:39016 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-GCM-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1fBr6J-000iph-Kc; Thu, 26 Apr 2018 20:18:59 -0400 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v9 25/27] ARM: davinci: add device tree support to timer Date: Thu, 26 Apr 2018 19:17:43 -0500 Message-Id: <20180427001745.4116-26-david@lechnology.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180427001745.4116-1-david@lechnology.com> References: <20180427001745.4116-1-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds device tree support to the davinci timer so that when clocks are moved to device tree, the timer will still work. Signed-off-by: David Lechner --- v9 changes: - none (there were supposed to be changed, but apparently they got squashed into the next commit - will fix on the next round) v8 changes: - none v7 changes: - rebased - add davinci prefix to commit message v6 changes: - rebased arch/arm/mach-davinci/Kconfig | 1 + arch/arm/mach-davinci/time.c | 31 +++++++++++++++++++++++++++++++ 2 files changed, 32 insertions(+) diff --git a/arch/arm/mach-davinci/Kconfig b/arch/arm/mach-davinci/Kconfig index ba9912b4dfab..da8a039d65f9 100644 --- a/arch/arm/mach-davinci/Kconfig +++ b/arch/arm/mach-davinci/Kconfig @@ -59,6 +59,7 @@ config MACH_DA8XX_DT default y depends on ARCH_DAVINCI_DA850 select PINCTRL + select TIMER_OF help Say y here to include support for TI DaVinci DA850 based using Flattened Device Tree. More information at Documentation/devicetree diff --git a/arch/arm/mach-davinci/time.c b/arch/arm/mach-davinci/time.c index 7ea3db0ff062..7a8c6fada644 100644 --- a/arch/arm/mach-davinci/time.c +++ b/arch/arm/mach-davinci/time.c @@ -17,6 +17,7 @@ #include #include #include +#include #include #include @@ -397,3 +398,33 @@ void __init davinci_timer_init(struct clk *timer_clk) for (i=0; i< ARRAY_SIZE(timers); i++) timer32_config(&timers[i]); } + +static int __init of_davinci_timer_init(struct device_node *np) +{ + struct clk *clk; + + clk = of_clk_get(np, 0); + if (IS_ERR(clk)) { + struct of_phandle_args clkspec; + + /* + * Fall back to using ref_clk if the actual clock is not + * available. This currently always happens because platform + * clocks (i.e PLLs and PSCs) are registered as platform + * devices and therefore are not available at this point in + * the boot process. + */ + clkspec.np = of_find_node_by_name(NULL, "ref_clk"); + if (IS_ERR(clkspec.np)) { + pr_err("%s: No clock available for timer!\n", __func__); + return PTR_ERR(clkspec.np); + } + clk = of_clk_get_from_provider(&clkspec); + of_node_put(clkspec.np); + } + + davinci_timer_init(clk); + + return 0; +} +TIMER_OF_DECLARE(davinci_timer, "ti,davinci-timer", of_davinci_timer_init); -- 2.17.0