Received: by 10.192.165.148 with SMTP id m20csp487449imm; Fri, 27 Apr 2018 02:25:18 -0700 (PDT) X-Google-Smtp-Source: AB8JxZow5ybl8G52iuDDFsPVS7KtuXpcspuBxjtFFKnH7gd0ZQIDk6o4omd9kON/7foz+SB/IbDK X-Received: by 2002:a65:5807:: with SMTP id g7-v6mr1444637pgr.409.1524821118682; Fri, 27 Apr 2018 02:25:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524821118; cv=none; d=google.com; s=arc-20160816; b=rcrCoTwwAAU1IX8J8llsHjPb5155R76JKsdDungWI11c/AFm81cABSoLPgOSXgCnlT lz3ssttqJRH9mhdt4XbEWeEngNLfwjLT7yAUjyb3NqqGRB6u/aMVRyag+Id0X9ODQAYL Qf5kE3xrDAlw9dgsLaXwKT8o5epoufC8Z/+UFEuyvsh2xLsC5DWbWwrO2/hjJG45ibGe 8pYe7nvFb+lobymskw4AWn2h6o1mW829VoF6tC3mYow8MsFwOa7RZHwEbxcU1sSMl/cu H0hpfSVf50WAflbwmD6nogR7+M2vGmNdO1rQjNpQKgNga+nvMdl0Kd4zUgu3eoQeai1w iMuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=thee4PO/c5WKT2fHKYST7zn6aLtGQ9IzZeJMhEdI/4A=; b=D4pzUyW4BKjRfMPup67F8geGhsDmHwjqRlx8BajhXMHiIUwZjIOzVY2gRpddEo8IZw WmDFy4EL1Ukz9ZvFXWHu+Tgdbj+gkI5lLpYNEc9jy6yTmF9gTSQzrXA9v0h8yDt0Rkm4 +hCrFwCmO1QQ+ifVDb1s1GaCd5vBzQRmCQrFmMK6yDrURt6+MvbpD1SZMXI4Rkaihetn vSr0EuoDszoCwpmzPZFKtVMfbItw/BQCr/sAMMYW/Nyb5RM/GlkIgrLU0ghOHCasaE2N QmwWJGoLr4H3IRMfkY39ZOtRAZV88P0xqRxwsqJhxe/a19KljQ5cjfYtQKN0eWQYlkEj Co5g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c196-v6si907942pga.494.2018.04.27.02.25.04; Fri, 27 Apr 2018 02:25:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757834AbeD0JXw (ORCPT + 99 others); Fri, 27 Apr 2018 05:23:52 -0400 Received: from foss.arm.com ([217.140.101.70]:36956 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751557AbeD0JXv (ORCPT ); Fri, 27 Apr 2018 05:23:51 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8917815AD; Fri, 27 Apr 2018 02:23:50 -0700 (PDT) Received: from [192.168.67.35] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id DE4633F487; Fri, 27 Apr 2018 02:23:48 -0700 (PDT) Subject: Re: [linux-sunxi] [PATCH 1/3] mmc: sunxi: add support for the MMC controller on H6 To: Icenowy Zheng , linux-arm-kernel@lists.infradead.org, Ulf Hansson , Rob Herring , Maxime Ripard , Chen-Yu Tsai Cc: devicetree@vger.kernel.org, linux-sunxi@googlegroups.com, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org References: <20180426140728.43155-1-icenowy@aosc.io> <20180426140728.43155-2-icenowy@aosc.io> From: Andre Przywara Message-ID: Date: Fri, 27 Apr 2018 10:23:35 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-GB Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On 27/04/18 09:38, Icenowy Zheng wrote: > > > 于 2018年4月27日 GMT+08:00 上午12:45:24, Andre Przywara 写到: >> Hi, >> >> On 26/04/18 15:07, Icenowy Zheng wrote: >>> The new Allwinner H6 SoC have 3 MMC controllers. The first and second >>> ones are similar to the ones on A64, but the third one adds EMCE >>> (Embedded Crypto Engine) support which does hardware transparent >> crypto >>> on the eMMC. >>> >>> As we still do not have support for EMCE, and the support of it is >>> disabled by defualt, we just duplicate the A64 mmc configurations and >>> change the compatible string. >> >> So if the A64 MMC part is compatible, we should express it like this: >> >>> Signed-off-by: Icenowy Zheng >>> --- >>> Documentation/devicetree/bindings/mmc/sunxi-mmc.txt | 2 ++ >>> drivers/mmc/host/sunxi-mmc.c | 16 >> ++++++++++++++++ >>> 2 files changed, 18 insertions(+) >>> >>> diff --git a/Documentation/devicetree/bindings/mmc/sunxi-mmc.txt >> b/Documentation/devicetree/bindings/mmc/sunxi-mmc.txt >>> index 132e0007d7d6..e6aa5c7a5e12 100644 >>> --- a/Documentation/devicetree/bindings/mmc/sunxi-mmc.txt >>> +++ b/Documentation/devicetree/bindings/mmc/sunxi-mmc.txt >>> @@ -16,6 +16,8 @@ Required properties: >>> * "allwinner,sun9i-a80-mmc" >>> * "allwinner,sun50i-a64-emmc" >>> * "allwinner,sun50i-a64-mmc" >>> + * "allwinner,sun50i-h6-emmc" >>> + * "allwinner,sun50i-h6-mmc" >> >> This should be changed to: >> >> * "allwinner,sun50i-h6-emmc", "allwinner,sun50i-a64-emmc" >> * "allwinner,sun50i-h6-mmc", "allwinner,sun50i-a64-mmc" > > This list shouldn't list pairs, It should, as this is what Rob suggested the other day: http://lists.infradead.org/pipermail/linux-arm-kernel/2018-March/564752.html Cheers, Andre. > and as I said in the reply, > these pairs are not valid. > >> >>> - reg : mmc controller base registers >>> - clocks : a list with 4 phandle + clock specifier pairs >>> - clock-names : must contain "ahb", "mmc", "output" and "sample" >>> diff --git a/drivers/mmc/host/sunxi-mmc.c >> b/drivers/mmc/host/sunxi-mmc.c >>> index 97c6b79b7d6f..05e2b5fd7aa4 100644 >>> --- a/drivers/mmc/host/sunxi-mmc.c >>> +++ b/drivers/mmc/host/sunxi-mmc.c >>> @@ -1168,6 +1168,20 @@ static const struct sunxi_mmc_cfg >> sun50i_a64_emmc_cfg = { >>> .can_calibrate = true, >>> }; >>> >>> +static const struct sunxi_mmc_cfg sun50i_h6_cfg = { >>> + .idma_des_size_bits = 16, >>> + .clk_delays = NULL, >>> + .can_calibrate = true, >>> + .mask_data0 = true, >>> + .needs_new_timings = true, >>> +}; >>> + >>> +static const struct sunxi_mmc_cfg sun50i_h6_emmc_cfg = { >>> + .idma_des_size_bits = 13, >>> + .clk_delays = NULL, >>> + .can_calibrate = true, >>> +}; >>> + >> >> ... and then we don't need those changes ... >> >>> static const struct of_device_id sunxi_mmc_of_match[] = { >>> { .compatible = "allwinner,sun4i-a10-mmc", .data = &sun4i_a10_cfg >> }, >>> { .compatible = "allwinner,sun5i-a13-mmc", .data = &sun5i_a13_cfg >> }, >>> @@ -1176,6 +1190,8 @@ static const struct of_device_id >> sunxi_mmc_of_match[] = { >>> { .compatible = "allwinner,sun9i-a80-mmc", .data = &sun9i_a80_cfg >> }, >>> { .compatible = "allwinner,sun50i-a64-mmc", .data = &sun50i_a64_cfg >> }, >>> { .compatible = "allwinner,sun50i-a64-emmc", .data = >> &sun50i_a64_emmc_cfg }, >>> + { .compatible = "allwinner,sun50i-h6-mmc", .data = &sun50i_h6_cfg >> }, >>> + { .compatible = "allwinner,sun50i-h6-emmc", .data = >> &sun50i_h6_emmc_cfg }, >> >> ... and those, at least yet. >> Should we ever extend the driver to support the EMCE, we can add them >> at >> this occasion. >> >> So this patch would just add the compatible pairs to the binding doc. >> >> Cheers, >> Andre. >> >>> { /* sentinel */ } >>> }; >>> MODULE_DEVICE_TABLE(of, sunxi_mmc_of_match); >>> >> >> _______________________________________________ >> linux-arm-kernel mailing list >> linux-arm-kernel@lists.infradead.org >> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel