Received: by 10.192.165.148 with SMTP id m20csp628494imm; Fri, 27 Apr 2018 05:03:31 -0700 (PDT) X-Google-Smtp-Source: AB8JxZp81TNYj48A0mBLQ2iMGWHvejinUPQe5k3he5QuZLvtAgrzzGa8S6q7vdowFyhFjFSYU7Mi X-Received: by 2002:a63:5ec5:: with SMTP id s188-v6mr1928257pgb.21.1524830611532; Fri, 27 Apr 2018 05:03:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524830611; cv=none; d=google.com; s=arc-20160816; b=mci/baQx5BCK7vYK1L6XMqZZZDxcftrmoBYxakSn34F9lROmsFyHLwYkvApmqZy4b1 sJIvxh5x3nsteRUL74T7u6ds2Qp966PbqaM1qlyKqUjgTcf9LDE5FGh5mAI4TwNhhwrT m3tDCr9Mf7+CkK01u+PZFZb3HxjtOmUfZoKz4vwPML+6xsc4XkKr9OURdNrSEPDLa8s3 l89Hnt34xfD4CMAqAjvSc8lNhJSsbjtv4IQIDkRor0JDIpdNwKcKgRlzlRhJzzHmF42x WujRrH5IMxnWe7B+spAJEq46HfIqSTsTM0UTlD5DbAiCSzLLd2AQ8v9oxdD2cixsucOp N+rw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=h4YYrRHrMY4aUKdRuR2j+CGOL6b0qc8OyDO1YUhEeio=; b=rhMAnO5pljtfW0Hu+uBbYdOeZDgV392Oc6Pv1a3HLGvtL8cWYUa1FBVkxtr7UKlBRk AYmrzHPFz4mQy2UTbCvImwY/x4oPCJnG/mkff12MIwqt1fR2/GqVwahU+YwHGLIJiD2k qHRDDosbdfR+e6LaIiW7DECJXJLYPOHpu0JIpxseE5yeiGaDM348pEYk3XWt9nB+r01K nTPzUbcW1guFrB1Q0JV7co4K/ByG2CJMSvmJxSq59gpsiX5QWwd5ABFP3s/9J8+ZDG9Z 21mkKk+tKHb4Gof7/g55GW1QmKK2/bET0qWzoS7prVBzQDvLngbG4JIA6DalAob0cdV1 vP8A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@synopsys.com header.s=mail header.b=Tn/azhfp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=synopsys.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e203si1188206pfh.86.2018.04.27.05.03.16; Fri, 27 Apr 2018 05:03:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@synopsys.com header.s=mail header.b=Tn/azhfp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=synopsys.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758106AbeD0MBn (ORCPT + 99 others); Fri, 27 Apr 2018 08:01:43 -0400 Received: from smtprelay6.synopsys.com ([198.182.37.59]:36058 "EHLO smtprelay.synopsys.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757661AbeD0MAO (ORCPT ); Fri, 27 Apr 2018 08:00:14 -0400 Received: from mailhost.synopsys.com (mailhost3.synopsys.com [10.12.238.238]) by smtprelay.synopsys.com (Postfix) with ESMTP id 4CDEE1E130E; Fri, 27 Apr 2018 14:00:12 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=synopsys.com; s=mail; t=1524830412; bh=9QQTlkkuXti4u/ap/0eUyb6YinmoaDwPG93yP1MN1pw=; h=From:To:Cc:Subject:Date:In-Reply-To:References:In-Reply-To: References:From; b=Tn/azhfpbz+YMcpjLaBtjAo5jQKC//d801gdBNgEYrN3VOgpr0pYP5PD/RZXYvQQD NfYtvadQ0JBjl17cOID5b3JYoZweZDrpcGgE0gnr26TIFLdPcy8NBGV/BKxS3WxajO KPCgkF72fPbHe1VNaeHqgsB289QLfc5/6YJu7n3W93+LzlqyLJ9V4HaqeQxsjlcGQN +SshiHR+6MHTdw4XF6c0wG/YAJPcS9QpwGR388P19KQpgKUbzIwAw+29LJe0jnDqxk z1AqLmjeBzsFqWN7py17MdYvv7rWMPTuN5hfF7W/4V5Ppmia9D3tj4n0ZGXbQXRFLA A7yXdQPTJFgNw== Received: from pt02.synopsys.com (pt02.internal.synopsys.com [10.107.23.240]) by mailhost.synopsys.com (Postfix) with ESMTP id 561413D36; Fri, 27 Apr 2018 05:00:11 -0700 (PDT) Received: from UbuntuMate-64Bits.internal.synopsys.com (gustavo-e7480.internal.synopsys.com [10.107.25.102]) by pt02.synopsys.com (Postfix) with ESMTP id EA53E3E579; Fri, 27 Apr 2018 13:00:08 +0100 (WEST) From: Gustavo Pimentel To: bhelgaas@google.com, lorenzo.pieralisi@arm.com, Joao.Pinto@synopsys.com, jingoohan1@gmail.com, kishon@ti.com, robh+dt@kernel.org, mark.rutland@arm.com Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, gustavo.pimentel@synopsys.com Subject: [PATCH v8 8/9] PCI: dwc: Small computation improvement Date: Fri, 27 Apr 2018 13:00:03 +0100 Message-Id: X-Mailer: git-send-email 2.7.4 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace a division by 2 operation for a right shift rotation of 1 bit. Probably any recent and decent compiler does this kind of substitution in order to improve code performance. Nevertheless it's a coding good practice whenever there is a division / multiplication by multiple of 2 to replace it by the equivalent operation in this case, the shift rotation. Signed-off-by: Gustavo Pimentel Acked-by: Jingoo Han Acked-by: Joao Pinto --- Change v1->v2: - Nothing changed, just to follow the patch set version. Change v2->v3: - Nothing changed, just to follow the patch set version. Changes v3->v4: - Added a small explication to the log description. Changes v4->v5: - Nothing changed, just to follow the patch set version. Changes v5->v6: - Nothing changed, just to follow the patch set version. Changes v6->v7: - Nothing changed, just to follow the patch set version. Changes v7->v8: - Patch description rework for an imperative verbal mode. drivers/pci/dwc/pcie-designware-host.c | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/pci/dwc/pcie-designware-host.c b/drivers/pci/dwc/pcie-designware-host.c index 5a23f78..fc55fde 100644 --- a/drivers/pci/dwc/pcie-designware-host.c +++ b/drivers/pci/dwc/pcie-designware-host.c @@ -332,8 +332,8 @@ int dw_pcie_host_init(struct pcie_port *pp) cfg_res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "config"); if (cfg_res) { - pp->cfg0_size = resource_size(cfg_res) / 2; - pp->cfg1_size = resource_size(cfg_res) / 2; + pp->cfg0_size = resource_size(cfg_res) >> 1; + pp->cfg1_size = resource_size(cfg_res) >> 1; pp->cfg0_base = cfg_res->start; pp->cfg1_base = cfg_res->start + pp->cfg0_size; } else if (!pp->va_cfg0_base) { @@ -377,8 +377,8 @@ int dw_pcie_host_init(struct pcie_port *pp) break; case 0: pp->cfg = win->res; - pp->cfg0_size = resource_size(pp->cfg) / 2; - pp->cfg1_size = resource_size(pp->cfg) / 2; + pp->cfg0_size = resource_size(pp->cfg) >> 1; + pp->cfg1_size = resource_size(pp->cfg) >> 1; pp->cfg0_base = pp->cfg->start; pp->cfg1_base = pp->cfg->start + pp->cfg0_size; break; -- 2.7.4