Received: by 10.192.165.148 with SMTP id m20csp1259197imm; Fri, 27 Apr 2018 16:02:36 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrhH1QjVj2ySgxR6GU5iFVsBLA+jSJJqgIX70WLKcH+Eyu9tgGh8ij9T2/inqDdv0OKvgT4 X-Received: by 2002:a63:7981:: with SMTP id u123-v6mr3547477pgc.328.1524870155991; Fri, 27 Apr 2018 16:02:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524870155; cv=none; d=google.com; s=arc-20160816; b=QYOnof5UmdemqctXBAKNrR3fMDw+ZP/2qKKTw+bNPxGSE2JFY5nDwf/ObMAdGDzi15 yCn2NmAYRBIzTH2MVaVKKb75/niUQhgt39VMe6fxAG5EUzhmuANR96+zzL5Mb49+hqwW PIBEpNH8sBMyEF1/ReIjCIuq93WcK/blOcP+hEK3g9rVpzA/aJ7cmIVt24RVvT39BAgf Up/mZUnbfR7iYLUHI1qMdCPbaOPP+gZJoG6rms3somMcboqPtKXLr/BdELSqRni4DWNJ 84VwRwXf5y1P1XQtyJ0kuNNYHknjrLpF+0nx1/FB78y039qRQvAzh3NUfKZXU3VZGme1 RNqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=lgR2ZSJVVEYIepwhL6PwbmSjFII7BXtaK3acK/tsZtQ=; b=tXP+mTE4N0TGaSacb1dkCDiDTkzl0eiPPrTxabcsgj3yQwrS+nHoAld5chOeOk01PZ o2kI4SEUeH4euonboThkS7nvsAy4G8mtbUvQNNtbKNLaJTIqTVkhRTRkT4n0us6iYqKm Lh//i8siV5BGSmJkh8g/LhUH9mDb4fPpgH7a6arBV69Ua2nB7X2CYfU3fMlH3JNrRCpD NYZjeKdSCrICR6L6F6wgWT+oxh300ZgC4CUaxqHPWsUok5OEu73IIDq6cq5sv2H5C9Mw G3AlR7+7aIuqyKhnXTgYyV4ZrpQF50bShA+NOdw08jw0fOTSw9o9cfqH+sQkdZD7+V6x cBdw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=fpS0hvmC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q3-v6si2045695pgs.516.2018.04.27.16.02.22; Fri, 27 Apr 2018 16:02:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=fpS0hvmC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933010AbeD0XAd (ORCPT + 99 others); Fri, 27 Apr 2018 19:00:33 -0400 Received: from mail-pf0-f194.google.com ([209.85.192.194]:44952 "EHLO mail-pf0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932975AbeD0XA2 (ORCPT ); Fri, 27 Apr 2018 19:00:28 -0400 Received: by mail-pf0-f194.google.com with SMTP id q22so2485184pff.11 for ; Fri, 27 Apr 2018 16:00:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=lgR2ZSJVVEYIepwhL6PwbmSjFII7BXtaK3acK/tsZtQ=; b=fpS0hvmCwXHJgeyJPvCIk63BfV5SOiRFuqpXfpBqo1LCFROuNx60FmB4RNI6xiREKP ZPoqXGqwzywsmHanSPJudhEKfRnKxHYqVLK2G5od8+zsAeFbPcyXJ6CK2RfMqU3bH4Of P/IZVOLb+Xby0K91Z5gDmulOZC9HfQlV6/3J+z5v+GwAL7s+H13aNvR4M310hgnVYm3K EPI8qxIjQ1tMB8tpYWUQu9QNFiCs+HTySy7oVDpnEdov7V0Z27LP9o5rX9oqbnohKA8O bKkzdubCV+6oXuhTBj1814zTx9ADu64dKOuKinyLMH+HKAQ+PAdstxnwBxBMNsd7FnVd Drhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=lgR2ZSJVVEYIepwhL6PwbmSjFII7BXtaK3acK/tsZtQ=; b=IAXdPHH6MvDs59wNdKbWTSTiuYd5IJYNFpKUWeFA/8XJ8gH3ELYzgqWGObZBjhzAPV uGXyrSnLmanJHRZU0PcQLgYDM9XTv/9RYEx0Z7ggvqRuHsLZyhRCuG9TGTeHcutzh+Br ZDOzRzoAt+or2/smScJhEeN8gNfgQbGaubQXErl6uS2uNWpcFrTusIL+Lny3hSYBqHd4 Y9fu9OR9xUjJq7eaCU0lQAEfvQRnNfmxo+UrPemNno3VA+DOQd4XATyBilV9al9S+ASB /Sp8ODigYmi12qGGphzqrq0YnHKNjtcNHay2TVaNvMlmUjl89WVRZcNPsT7jc9BAUp5P OqPw== X-Gm-Message-State: ALQs6tAxA7FV4GlEhLZhKFE961KkpUxqwm9wRA0Z2SrNbIpJ9zG4xgGF I9pi/ZVDRJu2YbkJj30Z91x8jw== X-Received: by 10.98.211.82 with SMTP id q79mr3806515pfg.45.1524870028376; Fri, 27 Apr 2018 16:00:28 -0700 (PDT) Received: from gamma03.internal.sifive.com ([64.62.193.194]) by smtp.gmail.com with ESMTPSA id s9sm2462410pfa.141.2018.04.27.16.00.27 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 27 Apr 2018 16:00:27 -0700 (PDT) From: "Wesley W. Terpstra" To: Thierry Reding , Rob Herring , Mark Rutland , =?UTF-8?q?Andreas=20F=C3=A4rber?= , =?UTF-8?q?Noralf=20Tr=C3=B8nnes?= , David Lechner , Alexandre Belloni , SZ Lin , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: "Wesley W. Terpstra" Subject: [PATCH 1/3] dt-bindings: added new pwm-sifive driver documentation Date: Fri, 27 Apr 2018 15:59:56 -0700 Message-Id: <1524869998-2805-2-git-send-email-wesley@sifive.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1524869998-2805-1-git-send-email-wesley@sifive.com> References: <1524869998-2805-1-git-send-email-wesley@sifive.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document new PWM device tree bindings for SiFive SoCs. Signed-off-by: Wesley W. Terpstra --- .../devicetree/bindings/pwm/pwm-sifive.txt | 28 ++++++++++++++++++++++ 1 file changed, 28 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/pwm-sifive.txt diff --git a/Documentation/devicetree/bindings/pwm/pwm-sifive.txt b/Documentation/devicetree/bindings/pwm/pwm-sifive.txt new file mode 100644 index 0000000..7cea20d --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/pwm-sifive.txt @@ -0,0 +1,28 @@ +SiFive PWM controller + +Unlike most other PWM controllers, the SiFive PWM controller currently only +supports one period for all channels in the PWM. This is set globally in DTS. +The period also has significant restrictions on the values it can achieve, +which the driver rounds to the nearest achievable frequency. + +Required properties: +- compatible: should be "sifive,pwm0" +- reg: physical base address and length of the controller's registers +- clocks: The frequency the controller runs at +- #pwm-cells: Should be 2. + The first cell is the PWM channel number + The second cell is the PWM polarity +- sifive,approx-period: the driver will get as close to this period as it can +- interrupts: one interrupt per PWM channel (currently unused in the driver) + +Examples: + +pwm: pwm@10020000 { + compatible = "sifive,pwm0"; + reg = <0x0 0x10020000 0x0 0x1000>; + clocks = <&tlclk>; + interrupt-parent = <&plic>; + interrupts = <42 43 44 45>; + #pwm-cells = <2>; + sifive,approx-period = <1000000>; +}; -- 2.7.4