Received: by 10.192.165.148 with SMTP id m20csp2854533imm; Sun, 29 Apr 2018 08:25:59 -0700 (PDT) X-Google-Smtp-Source: AB8JxZoaeOLUbTtxJPR+uhr+znOCgFvwQC7kWsBlalXHGIMMCxGnboBRDVBdYu0uuF70jIaJE+Yo X-Received: by 2002:a17:902:8f95:: with SMTP id z21-v6mr4743353plo.259.1525015559803; Sun, 29 Apr 2018 08:25:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525015559; cv=none; d=google.com; s=arc-20160816; b=vgUTloUmTIxZhHf3xNkphuk8gHdveOZcRGvKWFChkNWfKSP9f2qvk/0QTU91AT0JU5 +7U3YS1sV/GF11mCQdhqbjgBtbsMFFFe+mAO6KgcSTvVcXfNiVb7UUHVektsOQf74rte 8w3rqhoUG4Hp88xeS1Bg3SjRAJ2m8LUflknBkDRxEec5JGS5NeFG6Ii5VHScgB4iHDJv EnkkuLI0uUPSKGhxQI1fvnVzIAeUxnobS1lb/JFKKEDCUBcO/BuWEqxGFTKK17A7jawd u91wPMYFqAHuqXtyLFj31srE8IREngKQE9Ln0WJ/eliUG34kWedExnNapFiqZbfFWHGE 3uOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature:arc-authentication-results; bh=QVFXXX7Lf65tCy5cR6EeS4EEq5vDbb+TGnnTnkxuMp0=; b=y5AzfrVHApFaSrz+IbfzWJgAEN5X9gBv2FRKpt+nO+gguhOh/nqiqw8wg5JHMNm9XK tcF7QcjsAMHkXMGnLwaJ2FHqobNN7tRSymmHQA1Uo0H0ponwLXgOPuJaqXwVCVUaARTu 7QeE3R7u9ztOGeun+SkbcQeI2cIgUiN3xY2+XU9iVqAqBzS4kA9f46H5lztchD3DJAyE GEp9ooOTcu7Z5V2fjIS3Ot+2ZeXdHKEu63jp0NVP5BZqEH97vtxs9eFZi7VOvS06C6I9 raDbkrvzOmRONbQrlVwuHPWJFFqV32cEx0I5MHb4nQxyjvnJ3ImVU5Ras1qJkW+8spiz mY7A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ziemianowicz.com header.s=somekey header.b=f422+PMt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 33-v6si5769668ply.517.2018.04.29.08.25.45; Sun, 29 Apr 2018 08:25:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ziemianowicz.com header.s=somekey header.b=f422+PMt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753719AbeD2PZe (ORCPT + 99 others); Sun, 29 Apr 2018 11:25:34 -0400 Received: from sender-of-o52.zoho.com ([135.84.80.217]:21479 "EHLO sender-of-o52.zoho.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753404AbeD2PZd (ORCPT ); Sun, 29 Apr 2018 11:25:33 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1525015515; s=somekey; d=ziemianowicz.com; i=marcin@ziemianowicz.com; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:Content-Type:In-Reply-To; l=5183; bh=QVFXXX7Lf65tCy5cR6EeS4EEq5vDbb+TGnnTnkxuMp0=; b=f422+PMtU/wYcn0TO3R30X6Nhx62VdWIOy3a+iIAGrwFW6F/3jOLSvqdVhbtQhoQ 7sXsehl0zQNg91H7yQSfVO2e5ke6j5j3zf4yHfjOFkLliQJ6pcpeJtQ8DXYvEVhYCSp uSbc67zoSLc3cza/o7P3IOaf25jgZEmGiFSQ2OHM= Received: from hak8or (98.15.121.23 [98.15.121.23]) by mx.zohomail.com with SMTPS id 1525015515365405.6334089623567; Sun, 29 Apr 2018 08:25:15 -0700 (PDT) Date: Sun, 29 Apr 2018 11:25:12 -0400 From: Marcin Ziemianowicz To: Boris Brezillon Cc: Boris Brezillon , Nicolas Ferre , Alexandre Belloni , Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v3] clk: at91: PLL recalc_rate() now using cached MUL+DIV values Message-ID: <20180429152512.GB742@hak8or> References: <20180427175609.GA83298@hak8or> <20180429151710.4ca68978@bbrezillon> <20180429151935.21df0784@bbrezillon> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180429151935.21df0784@bbrezillon> User-Agent: Mutt/1.9.5 (2018-04-13) X-ZohoMailClient: External Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sun, Apr 29, 2018 at 03:19:35PM +0200, Boris Brezillon wrote: > On Sun, 29 Apr 2018 15:17:10 +0200 > Boris Brezillon wrote: > > > Hi Marcin, > > > > On Fri, 27 Apr 2018 13:56:09 -0400 > > Marcin Ziemianowicz wrote: > > > > > Stephen Boyd , > > > linux-clk@vger.kernel.org, > > > linux-arm-kernel@lists.infradead.org, > > > linux-kernel@vger.kernel.org > > > Bcc: > > > Subject: [PATCH v3] clk: at91: PLL recalc_rate() now using cached MUL and DIV > > > values > > > Reply-To: > > > > Hm, I don't know how you prepared and sent your patch, but you shouldn't > > have these fields in the body of your email. Please use git format-patch > > to prepare the patch and then git send-email to send it. > > > > > > > > When a USB device is connected to the USB host port on the SAM9N12 then > > > you get "-62" error which seems to indicate USB replies from the device > > > are timing out. Based on a logic sniffer, I saw the USB bus was running > > > at half speed. > > > > > > The PLL code uses cached MUL and DIV values which get set in set_rate() > > > and applied in prepare(), but the recalc_rate() function instead > > > queries the hardware instead of using these cached values. Therefore, > > > if recalc_rate() is called between a set_rate() and prepare(), the > > > wrong frequency is calculated and later the USB clock divider for the > > > SAM9N12 SOC will be configured for an incorrect clock. > > > > > > In my case, the PLL hardware was set to 96 Mhz before the OHCI > > > driver loads, and therefore the usb clock divider was being set > > > to /2 even though the OHCI driver set the PLL to 48 Mhz. > > > > > > As an alternative explanation, I noticed this was fixed in the past: > > > http://lists.infradead.org/pipermail/linux-arm-kernel/2014-September/283502.html > > > but was later changed back via a large patch (maybe by mistake?): > > > https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=1bdf02326b71eae7e9b4b335b881856aaf9d1af6 > > > > Yep, probably by mistake. I started this rework long before it has been > > submitted to the ML, so I probably messed something up when rebasing. > > > > Also, prefer commit IDs to links to the ML archive. The above would > > sentence would give: > > > > " > > As an alternative explanation, I noticed this was fixed in the past by > > 87e2ed338f1b ("clk: at91: fix recalc_rate implementation of PLL > > driver") but the bug was later re-introduced by 1bdf02326b71 ("clk: > > at91: make use of syscon/regmap internally"). > > " > > > > > > The following comment and the changelog should be placed after the > > '---' line, so that it's not part of the commit message. > > > > > Thank you for bearing with me about this Boris. > > > > > > Changes since V2: > > > Removed all logging/debug messages I added > > > > Comment by Boris Brezillon about my fix being wrong addressed > > > Changes since V1: > > > Added patch set cover letter > > > Shortened lines which were over >80 characters long > > > > Comment by Greg Kroah-Hartman about "from" field in email addressed > > > > Comment by Alan Stern about redundant debug lines addressed > > > > > > > You should add Fixes and Cc-stable tags so that the fix is backported > > to stable branches: > > > > Fixes: 1bdf02326b71 ("clk: at91: make use of syscon/regmap internally) > > Cc: > > > > > Signed-off-by: Marcin Ziemianowicz > > > --- > > > drivers/clk/at91/clk-pll.c | 13 +------------ > > > 1 file changed, 1 insertion(+), 12 deletions(-) > > > > > > diff --git a/drivers/clk/at91/clk-pll.c b/drivers/clk/at91/clk-pll.c > > > index 7d3223fc..cc6e0364 100644 > > > --- a/drivers/clk/at91/clk-pll.c > > > +++ b/drivers/clk/at91/clk-pll.c > > > @@ -132,19 +132,8 @@ static unsigned long clk_pll_recalc_rate(struct clk_hw *hw, > > > unsigned long parent_rate) > > > { > > > struct clk_pll *pll = to_clk_pll(hw); > > > - unsigned int pllr; > > > - u16 mul; > > > - u8 div; > > > - > > > - regmap_read(pll->regmap, PLL_REG(pll->id), &pllr); > > > - > > > - div = PLL_DIV(pllr); > > > - mul = PLL_MUL(pllr, pll->layout); > > > - > > > - if (!div || !mul) > > > - return 0; > > > > > > - return (parent_rate / div) * (mul + 1); > > > + return return (parent_rate / pll->div) * (pll->mul + 1); > > Oops, one too many return as reported by kbuild test robot. That's what I get for bug fixing in a buildroot generated kernel directory and then copying it over to a new git clone'd kernel directory by hand. I will fix this in addition to all the problems you raised in the earlier email. Thank you again! > > > > > The fix looks good. Let me know if you struggle with git > > format-patch/send-email and I'll try to help you (or send the patch for > > you if you don't care learning the process, but I think it's better if > > you learn how to submit patches). > > > > Thanks, > > > > Boris > > > > > } > > > > > > static long clk_pll_get_best_div_mul(struct clk_pll *pll, unsigned long rate, > > >