Received: by 10.192.165.148 with SMTP id m20csp3492707imm;
        Mon, 30 Apr 2018 00:47:22 -0700 (PDT)
X-Google-Smtp-Source: AB8JxZpBNcP7odwtEXkaT8l4svCpCnazjrW7kS8GUsGiWzA+cXvPWHMkVJgfipD2NvOjMD3bVuF7
X-Received: by 2002:a63:6e84:: with SMTP id j126-v6mr9468238pgc.310.1525074442894;
        Mon, 30 Apr 2018 00:47:22 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1525074442; cv=none;
        d=google.com; s=arc-20160816;
        b=0cPPtpR9Tp4q0jHFLdcaVVS51v3tEPyRFtPMc+AEsbnX6xerUDFbzmyBalZhQdSMPG
         v2iTRs9cVKUlRv0mY3I6yf0ITTSXTir7AbsXKqK7KyaPTNBeGqwiN8KgreJOrp/QNcm3
         IaMvvN7s2Ovt4CbDEePqv59+94O7xNbY2TuinuVLq/f6ENQ02FPcW4/59YR/Zl4q710A
         zAXZbPjQ8wZoRgh+xwEDuY1OCiQ28wNZkTGvjJgyCDLVBSuiLczf7PHObkUt3TZACMH+
         rD680AAB3t4Zb8HLaw7TY1hHOBD5Ze4zvCWHBD8sMU+Wp1nmGIZLEsJAiFDqt6mcF8eA
         r2Kg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date:arc-authentication-results;
        bh=qQwy/QI5fTNGTp4iaOwN9ZvxBjp16l7bOjZxDOYBeWU=;
        b=WZgoIPzjU/IIuLXNXUhbei7E03l63v0Mtiq2PuQIWveoBQe27RVh7CQA6xqXEEqwID
         88s3pN0Glp1Vzg0XQuR+YvwIrwqAYmU/QK7kvXhrJdF0K14zJlxG7yV3pnGz7rqClWMX
         j2WNm4a7/iEqciR2QkO2Py6w+GLGJ+GCvTFx3qMv+6BMW/VdOXod3+nNnHc25uVmTh+7
         5ULdU6d0pt4NVacZnbJfaKVRsvhP5gJGv5D5YvucImY22IBeQs+8CciX/HV+3iQgPU/v
         wr0GENeesGci2UWiHJg89jU3xwocpxD/ut4W4erMquINNw0iJdLK8b0WMbk/fwZPW0fq
         0UPw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id bc11-v6si6745480plb.43.2018.04.30.00.47.08;
        Mon, 30 Apr 2018 00:47:22 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1752407AbeD3Hqw (ORCPT <rfc822;zcyberian@gmail.com> + 99 others);
        Mon, 30 Apr 2018 03:46:52 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:3316 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1752324AbeD3Hqu (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 30 Apr 2018 03:46:50 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com
        id <B5ae6c9f10000>; Mon, 30 Apr 2018 00:46:57 -0700
Received: from HQMAIL108.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 30 Apr 2018 00:46:49 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 30 Apr 2018 00:46:49 -0700
Received: from UKMAIL102.nvidia.com (10.26.138.15) by HQMAIL108.nvidia.com
 (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Mon, 30 Apr
 2018 07:46:48 +0000
Received: from tbergstrom-lnx.Nvidia.com (10.21.24.170) by
 UKMAIL102.nvidia.com (10.26.138.15) with Microsoft SMTP Server (TLS) id
 15.0.1347.2; Mon, 30 Apr 2018 07:46:45 +0000
Received: by tbergstrom-lnx.Nvidia.com (Postfix, from userid 1002)
        id C2252F8077F; Mon, 30 Apr 2018 10:46:44 +0300 (EEST)
Date:   Mon, 30 Apr 2018 10:46:44 +0300
From:   Peter De Schrijver <pdeschrijver@nvidia.com>
To:     Dmitry Osipenko <digetx@gmail.com>
CC:     Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Prashant Gaikwad <pgaikwad@nvidia.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        "Linus Walleij" <linus.walleij@linaro.org>,
        Marcel Ziswiler <marcel@ziswiler.com>,
        Marc Dietrich <marvin24@gmx.de>, <linux-clk@vger.kernel.org>,
        <linux-gpio@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v1 3/4] clk: tegra20: Set correct parents for CDEV1/2
 clocks
Message-ID: <20180430074644.GL6835@tbergstrom-lnx.Nvidia.com>
References: <20180426235818.10018-1-digetx@gmail.com>
 <20180426235818.10018-4-digetx@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Disposition: inline
In-Reply-To: <20180426235818.10018-4-digetx@gmail.com>
X-NVConfidentiality: public
User-Agent: Mutt/1.5.21 (2010-09-15)
X-Originating-IP: [10.21.24.170]
X-ClientProxiedBy: UKMAIL102.nvidia.com (10.26.138.15) To UKMAIL102.nvidia.com
 (10.26.138.15)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Fri, Apr 27, 2018 at 02:58:17AM +0300, Dmitry Osipenko wrote:
> Parents of CDEV1/2 clocks are determined by muxing of the corresponding
> pins. Pinctrl driver now provides the CDEV1/2 clock muxes and hence
> CDEV1/2 clocks could have correct parents. Set CDEV1/2 parents to the
> corresponding muxes to fix the parents.
> 
> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Acked-By:  Peter De Schrijver <pdeschrijver@nvidia.com>

> ---
>  drivers/clk/tegra/clk-tegra20.c | 6 ++----
>  1 file changed, 2 insertions(+), 4 deletions(-)
> 
> diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra20.c
> index 16cf4108f2ff..7e8b6de86d89 100644
> --- a/drivers/clk/tegra/clk-tegra20.c
> +++ b/drivers/clk/tegra/clk-tegra20.c
> @@ -844,14 +844,12 @@ static void __init tegra20_periph_clk_init(void)
>  			     CLK_DIVIDER_POWER_OF_TWO, NULL);
>  
>  	/* cdev1 */
> -	clk = clk_register_fixed_rate(NULL, "cdev1_fixed", NULL, 0, 26000000);
> -	clk = tegra_clk_register_periph_gate("cdev1", "cdev1_fixed", 0,
> +	clk = tegra_clk_register_periph_gate("cdev1", "cdev1_mux", 0,
>  				    clk_base, 0, 94, periph_clk_enb_refcnt);
>  	clks[TEGRA20_CLK_CDEV1] = clk;
>  
>  	/* cdev2 */
> -	clk = clk_register_fixed_rate(NULL, "cdev2_fixed", NULL, 0, 26000000);
> -	clk = tegra_clk_register_periph_gate("cdev2", "cdev2_fixed", 0,
> +	clk = tegra_clk_register_periph_gate("cdev2", "cdev2_mux", 0,
>  				    clk_base, 0, 93, periph_clk_enb_refcnt);
>  	clks[TEGRA20_CLK_CDEV2] = clk;
>  
> -- 
> 2.17.0
>