Received: by 10.192.165.148 with SMTP id m20csp4877765imm; Tue, 1 May 2018 05:34:56 -0700 (PDT) X-Google-Smtp-Source: AB8JxZp3FZdQKC0YlwP6IWEf0oRpkj74y5RHyb0DVZk0XC5W0oSNc3Y0GEWfLPmOQn2FnAiZcxR7 X-Received: by 2002:a17:902:6b47:: with SMTP id g7-v6mr16048828plt.251.1525178096606; Tue, 01 May 2018 05:34:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525178096; cv=none; d=google.com; s=arc-20160816; b=R6S+UPO3cvOtYYIvlT4KVAkQuq15logCMNfI4EG5mw9aF0P7G5YhE60dDL6byvyE7B ULahQF8f2yXSf9jOzfFN9IjuOpsXju6Oy6j8H15oqyNiPYEAsbF2FlgevRlR/0LEspSQ v/doEOmvqy3j3BeYudgGC/rOLNgx8CavnZEDeBXc3evLHhO6y6LLCMbMiZYRkpeX91km /AUol4EVxQBzxV7ecPV3+fKTR4Iok19T9ZDjnoQWu4REcU2bcpm7autgihJQREI2sIcu qs8mniV1TC9qNX+cT141bsKAR+4u2I65NSxzajNmsu9TqAVPF5xD9z+CQbTFOg20WTaI qDTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=EvZ8X6lgAJTw52BlVuId+vxlJWUg3MBF3qP9TVsVsPM=; b=Es933Zhip4jXIkAeSPxXa+oclZL923es4tu5l59I+p8pux4hI7g8iovOsoTLCn/9dK 7JLYv8Fo9bC3TxAW7Co3/psIfOgsZPY+79frqmY4vMan9k63ieS5cxeF+tU9SYWoQuhM 5h3Q/LqNeUC4r8LK1XCzb/bqBPtKQR+HnpXywFd4bCLtGmH4bnfLv3QD+D2krFfgWu91 jGLXiGi++MqWl6BjpQlq69FvxOP7dXlfTiffCeJh9jd7kvhdaQ5a3VtkDc7PZOhkBcEc I5jlJzI44Ipyc25QLWS5jfkXFsHtyddf8yc6ifz3axycDDhZrRxKyp51wLH87XDUWSpX zJmA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f16si9626462pfe.291.2018.05.01.05.34.42; Tue, 01 May 2018 05:34:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755932AbeEAMd7 (ORCPT + 99 others); Tue, 1 May 2018 08:33:59 -0400 Received: from mail.bootlin.com ([62.4.15.54]:46113 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755512AbeEAMc1 (ORCPT ); Tue, 1 May 2018 08:32:27 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id 058D820A33; Tue, 1 May 2018 14:32:25 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT shortcircuit=ham autolearn=disabled version=3.4.0 Received: from dell-desktop.home (176-137-37-244.abo.bbox.fr [176.137.37.244]) by mail.bootlin.com (Postfix) with ESMTPSA id 185E620A25; Tue, 1 May 2018 14:32:24 +0200 (CEST) From: =?UTF-8?q?Myl=C3=A8ne=20Josserand?= To: linux@armlinux.org.uk, maxime.ripard@bootlin.com, wens@csie.org, marc.zyngier@arm.com, mark.rutland@arm.com, robh+dt@kernel.org, horms@verge.net.au, geert@linux-m68k.org, magnus.damm@gmail.com Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, clabbe.montjoie@gmail.com, quentin.schulz@bootlin.com, thomas.petazzoni@bootlin.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, mylene.josserand@bootlin.com Subject: [PATCH v8 06/12] ARM: smp: Add initialization of CNTVOFF Date: Tue, 1 May 2018 14:31:25 +0200 Message-Id: <20180501123131.7738-7-mylene.josserand@bootlin.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20180501123131.7738-1-mylene.josserand@bootlin.com> References: <20180501123131.7738-1-mylene.josserand@bootlin.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The CNTVOFF register from arch timer is uninitialized. It should be done by the bootloader but it is currently not the case, even for boot CPU because this SoC is booting in secure mode. It leads to an random offset value meaning that each CPU will have a different time, which isn't working very well. Add assembly code used for boot CPU and secondary CPU cores to make sure that the CNTVOFF register is initialized. Because this code can be used by different platforms, add this assembly file in ARM's common folder. Signed-off-by: Mylène Josserand Reviewed-by: Geert Uytterhoeven Tested-by: Geert Uytterhoeven --- arch/arm/common/Makefile | 1 + arch/arm/common/secure_cntvoff.S | 31 +++++++++++++++++++++++++++++++ arch/arm/include/asm/secure_cntvoff.h | 8 ++++++++ 3 files changed, 40 insertions(+) create mode 100644 arch/arm/common/secure_cntvoff.S create mode 100644 arch/arm/include/asm/secure_cntvoff.h diff --git a/arch/arm/common/Makefile b/arch/arm/common/Makefile index 70b4a14ed993..1e9f7af8f70f 100644 --- a/arch/arm/common/Makefile +++ b/arch/arm/common/Makefile @@ -10,6 +10,7 @@ obj-$(CONFIG_DMABOUNCE) += dmabounce.o obj-$(CONFIG_SHARP_LOCOMO) += locomo.o obj-$(CONFIG_SHARP_PARAM) += sharpsl_param.o obj-$(CONFIG_SHARP_SCOOP) += scoop.o +obj-$(CONFIG_SMP) += secure_cntvoff.o obj-$(CONFIG_PCI_HOST_ITE8152) += it8152.o obj-$(CONFIG_MCPM) += mcpm_head.o mcpm_entry.o mcpm_platsmp.o vlock.o CFLAGS_REMOVE_mcpm_entry.o = -pg diff --git a/arch/arm/common/secure_cntvoff.S b/arch/arm/common/secure_cntvoff.S new file mode 100644 index 000000000000..68a4a8344319 --- /dev/null +++ b/arch/arm/common/secure_cntvoff.S @@ -0,0 +1,31 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (C) 2014 Renesas Electronics Corporation + * + * Initialization of CNTVOFF register from secure mode + * + */ + +#include +#include + +ENTRY(secure_cntvoff_init) + .arch armv7-a + /* + * CNTVOFF has to be initialized either from non-secure Hypervisor + * mode or secure Monitor mode with SCR.NS==1. If TrustZone is enabled + * then it should be handled by the secure code + */ + cps #MON_MODE + mrc p15, 0, r1, c1, c1, 0 /* Get Secure Config */ + orr r0, r1, #1 + mcr p15, 0, r0, c1, c1, 0 /* Set Non Secure bit */ + isb + mov r0, #0 + mcrr p15, 4, r0, r0, c14 /* CNTVOFF = 0 */ + isb + mcr p15, 0, r1, c1, c1, 0 /* Set Secure bit */ + isb + cps #SVC_MODE + ret lr +ENDPROC(secure_cntvoff_init) diff --git a/arch/arm/include/asm/secure_cntvoff.h b/arch/arm/include/asm/secure_cntvoff.h new file mode 100644 index 000000000000..1f93aee1f630 --- /dev/null +++ b/arch/arm/include/asm/secure_cntvoff.h @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0 */ + +#ifndef __ASMARM_ARCH_CNTVOFF_H +#define __ASMARM_ARCH_CNTVOFF_H + +extern void secure_cntvoff_init(void); + +#endif -- 2.11.0