Received: by 10.192.165.148 with SMTP id m20csp4957393imm; Tue, 1 May 2018 06:52:43 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqaGku3XOpekWMvVvRigNXF+d5g7YUUx+sJB5+hGVGteSCIRzxSD/4Lpcqx5+Hg0ifuavu+ X-Received: by 2002:a63:b253:: with SMTP id t19-v6mr13396889pgo.212.1525182762983; Tue, 01 May 2018 06:52:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525182762; cv=none; d=google.com; s=arc-20160816; b=Ygm0+wBlKHwGPG33pYglroMuDUJSJw8jSnHltav7y+oYc/dM4XvYTJhKPdSH1J4pl3 B285CEb9OQkkBgusGVM/e+F61WFr02l5g1IDdh1HFQGZhZV/6JhXrrj/qF+ujcJBsuFI Nc9r8K8p5IUhf0NNxhzklWbIUSEmjMqlKk3ZZhbAZEPS6XvwkjAgUvWY1hTGpxFpHLMh Hb8shlZEIEZfmrmQhwJ3nvPjauSt4LonMG+R/LFCe+sJnAyODk4L8sM8nhubTYuIcVk+ ly9Iyaowr8amTl7lHPD4h+H3RLjpVjxIIE/1oCRKQGSHi/gh60BSisSYM4biwq4liu2N nVeg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=ywVv9HCrBbsFmczw8I/KTDCsZrtJVaDhID1E7ill/CM=; b=VSMCPNMUh2BSBJxSyGAHNqbl+9l0hzagOwKZqgCA1YqFJN0Ns5t8J9KVhcFISAo1CG hKuoURAO70Wux31RiT+ofAonzDkXoQ5PGA4a3JH3uHboAYIJhuEX8YIkE60fr+fazdzf T6VVErJrjtyJBlZktcov6I9wF7avBgg9LVlV3w+V7QpVc2QovQUZ8qYyvYHuf8eEiXUP yvrs9pGLF2jXd2YE3J5oaDCEbf2NeuWOdprdtJh1zOpLZ3PWF3/VOKTbNXkwnATx3EnX AyLFHOnN/PG5d9fWbifytGegg3+Qzx7eipMA5qmLg5REbDu+lMTg7ZGqtGdzr0lGHWe1 q89w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s66si9705389pfj.164.2018.05.01.06.52.28; Tue, 01 May 2018 06:52:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755661AbeEANu6 (ORCPT + 99 others); Tue, 1 May 2018 09:50:58 -0400 Received: from mail-oi0-f65.google.com ([209.85.218.65]:39091 "EHLO mail-oi0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754867AbeEANu4 (ORCPT ); Tue, 1 May 2018 09:50:56 -0400 Received: by mail-oi0-f65.google.com with SMTP id n65-v6so10110525oig.6; Tue, 01 May 2018 06:50:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=ywVv9HCrBbsFmczw8I/KTDCsZrtJVaDhID1E7ill/CM=; b=RptV3Rk0+KRQv6CPgAAnG0i+dIGCgnbDRc5QNBqI3vYmWyYGyXXrYHFDRRUApfDu0X 2vXJepLIhWvFhSgle+DG5jtBPpNIywovtmsnvcjMkY/Euc5wXWRaEwC9Rh+EU89mXoTh PRhQ8a3GiPw88Cqin/KW/nFs2nyoIJsvlU845OIWx9Eh5tl/Vzt/RkU8nf0ZPmmGH8Ik qWZQVFkJXJV1LI0lYvoup3cHrCm6JrZ28bc2TtgKelbF+fhHpsZXHleOdv/5azzCzsO+ xNwGOFq+ORrWw0qL8zEKfIYn2pL7/LrIeFqOFz8o5hVayOqdXPtwMvOoAiCWPVIUT/4L vDpg== X-Gm-Message-State: ALQs6tBXGPJTlb+8brss2JRX06atcaVDOtGlOfM2Jmxt5Rtqr/4/9i+Y hKPQ7/VRe+0gBDEFvxyFRQ== X-Received: by 2002:aca:330b:: with SMTP id z11-v6mr9911426oiz.301.1525182655609; Tue, 01 May 2018 06:50:55 -0700 (PDT) Received: from localhost (216-188-254-6.dyn.grandenetworks.net. [216.188.254.6]) by smtp.gmail.com with ESMTPSA id w12-v6sm2798153otg.5.2018.05.01.06.50.54 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 01 May 2018 06:50:55 -0700 (PDT) Date: Tue, 1 May 2018 08:50:54 -0500 From: Rob Herring To: Amit Nischal Cc: Stephen Boyd , Michael Turquette , Andy Gross , David Brown , Rajendra Nayak , Odelu Kukatla , Taniya Das , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH 1/2] dt-bindings: clock: Introduce QCOM Video clock bindings Message-ID: <20180501135054.GA373@rob-hp-laptop> References: <1524576771-31096-1-git-send-email-anischal@codeaurora.org> <1524576771-31096-2-git-send-email-anischal@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1524576771-31096-2-git-send-email-anischal@codeaurora.org> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Apr 24, 2018 at 07:02:50PM +0530, Amit Nischal wrote: > Add device tree bindings for video clock controller for Qualcomm > Technology Inc's SoCs. > > Signed-off-by: Amit Nischal > --- > .../devicetree/bindings/clock/qcom,videocc.txt | 18 ++++++++++++++++ > include/dt-bindings/clock/qcom,videocc-sdm845.h | 25 ++++++++++++++++++++++ > 2 files changed, 43 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/qcom,videocc.txt > create mode 100644 include/dt-bindings/clock/qcom,videocc-sdm845.h > > diff --git a/Documentation/devicetree/bindings/clock/qcom,videocc.txt b/Documentation/devicetree/bindings/clock/qcom,videocc.txt > new file mode 100644 > index 0000000..1c23b41 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/qcom,videocc.txt > @@ -0,0 +1,18 @@ > +Qualcomm Video Clock & Reset Controller Binding > +----------------------------------------------- > + > +Required properties : > +- compatible : shall contain "qcom,videocc-sdm845" ',-' is the preferred order. Every single QCom binding... Can someone spread the word in QCom. > +- reg : shall contain base register location and length > +- #clock-cells : shall contain 1 > +- #reset-cells : shall contain 1 > +- #power-domain-cells : shall contain 1 No header definitions for resets and power-domain? There's no requirement to have headers, but the binding should be complete even if you don't have a driver yet. > + > +Example: > + videocc: qcom,videocc@ab00000 { clock-controller@... > + compatible = "qcom,videocc-sdm845"; > + reg = <0xab00000 0x10000>; > + #clock-cells = <1>; > + #reset-cells = <1>; > + #power-domain-cells = <1>; > + }; > diff --git a/include/dt-bindings/clock/qcom,videocc-sdm845.h b/include/dt-bindings/clock/qcom,videocc-sdm845.h > new file mode 100644 > index 0000000..f5f7599 > --- /dev/null > +++ b/include/dt-bindings/clock/qcom,videocc-sdm845.h > @@ -0,0 +1,25 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* Copyright (c) 2016-2018, The Linux Foundation. All rights reserved. */ > + > +#ifndef _DT_BINDINGS_CLK_MSM_VIDEO_CC_SDM845_H > +#define _DT_BINDINGS_CLK_MSM_VIDEO_CC_SDM845_H > + > +#define VIDEO_CC_APB_CLK 0 > +#define VIDEO_CC_AT_CLK 1 > +#define VIDEO_CC_QDSS_TRIG_CLK 2 > +#define VIDEO_CC_QDSS_TSCTR_DIV8_CLK 3 > +#define VIDEO_CC_VCODEC0_AXI_CLK 4 > +#define VIDEO_CC_VCODEC0_CORE_CLK 5 > +#define VIDEO_CC_VCODEC1_AXI_CLK 6 > +#define VIDEO_CC_VCODEC1_CORE_CLK 7 > +#define VIDEO_CC_VENUS_AHB_CLK 8 > +#define VIDEO_CC_VENUS_CLK_SRC 9 > +#define VIDEO_CC_VENUS_CTL_AXI_CLK 10 > +#define VIDEO_CC_VENUS_CTL_CORE_CLK 11 > +#define VIDEO_PLL0 12 > + > +#define VENUS_GDSC 0 > +#define VCODEC0_GDSC 1 > +#define VCODEC1_GDSC 2 > + > +#endif > -- > QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member > of Code Aurora Forum, hosted by The Linux Foundation > > -- > To unsubscribe from this list: send the line "unsubscribe devicetree" in > the body of a message to majordomo@vger.kernel.org > More majordomo info at http://vger.kernel.org/majordomo-info.html